Design of 8T SRAM and sense amplifier 0.18um CMOS technology / Rozita Muhammad

Muhammad, Rozita (2013) Design of 8T SRAM and sense amplifier 0.18um CMOS technology / Rozita Muhammad. Degree thesis, Universiti Teknologi MARA (UiTM).

Abstract

In this work, an 8T SRAM operation and sense amplifier will be designed for 0.18um CMOS technology. The operation of SRAM is to retain data content as long as electric power is supplied to the memory devices, and do not process for rewrite or refresh data. Also, the SRAM cell is preferred because of its low power operation. The performance of SRAM is measured by its static noise margin - a measure of the cell's stability to retain it's the data state. While for the sense amplifier, it is used to translate small differential voltage to a full logic signal that can be further used digital logic. The choice and design of a sense amplifier in this work will define the robustness of bit line sensing, so it will impact the read speed and power.

Metadata

Item Type: Thesis (Degree)
Creators:
Creators
Email / ID Num.
Muhammad, Rozita
UNSPECIFIED
Subjects: Q Science > Q Science (General)
Divisions: Universiti Teknologi MARA, Shah Alam > Faculty of Electrical Engineering
Programme: Bachelor in Electrical Engineering (Hons.)
Keywords: SRAM, amplifier, CMOS
Date: 2013
URI: https://ir.uitm.edu.my/id/eprint/98390
Edit Item
Edit Item

Download

[thumbnail of 98390.PDF] Text
98390.PDF

Download (184kB)

Digital Copy

Digital (fulltext) is available at:

Physical Copy

Physical status and holdings:
Item Status:
Processing

ID Number

98390

Indexing

Statistic

Statistic details