

DESIGN OF 8T SRAM AND SENSE AMPLIFIER USING 0.18 μ m CMOS
TECHNOLOGY

ROZITA BINTI MUHAMMAD

FACULTY OF ELECTRICAL ENGINEERING

UNIVERSITI TEKNOLOGI MARA

MALAYSIA

ACKNOWLEDGEMENT

In the name of Allah, the Most Gracious, the Most Merciful

I take this opportunity to express my fullest gratitude and my highest appreciation to those who have involved directly and indirectly in this research. To my project supervisor; Mrs. Suhana Binti Sulaiman for everything has given to me knowledge, trust, guide and love.

My sincerest thanks to all the lecturers and friends at Faculty of Electrical Engineering for their helps, guidance, and suggestion to me.

Thanks you from the bottom of my heart.

Rozita Binti Muhammad

Faculty of Electrical Engineering

University Teknologi MARA (UiTM)

Abstract

In this work, an 8T SRAM operation and sense amplifier will be designed for 0.18 μ m CMOS technology. The operation of SRAM is to retain data content as long as electric power is supplied to the memory devices, and do not process for rewrite or refresh data. Also, the SRAM cell is preferred because of its low power operation. The performance of SRAM is measured by its static noise margin - a measure of the cell's stability to retain it's the data state. While for the sense amplifier, it is used to translate small differential voltage to a full logic signal that can be further used digital logic. The choice and design of a sense amplifier in this work will define the robustness of bit line sensing, so it will impact the read speed and power.

TABLE OF CONTENT

CHAPTER		PAGE
	DECLARATION	i
	DEDICATION	ii
	ACKNOWLEDGEMENT	iii
	ABSTRACT	iv
	TABLE OF CONTENT	v
	LIST OF FIGURES	viii
	LIST OF TABLE	xi
	GLOSSARY OF SYMBOLS	xii
1	INTRODUCTION	
	1.1 Introduction	1
	1.1.1 8T SRAM	3
	1.1.2 Sense Amplifier	6
	1.2 Problem Statement	9
	1.3 Objective	11
	1.4 Scope of Work	12

CHAPTER 1

INTRODUCTION

1.1 Introduction

SRAM is the Static Random Access Memories which retain their data content as long as electric power is supplied to the memory devices, and do not need any rewrite or refresh operation [1]. Static random access memory (SRAM) also is a type of volatile semiconductor memory to store binary logic '1' and '0' bits, and uses bi-stable latching circuitry made of transistors or MOSFETS to store each bit. Hence SRAM works without refreshing, where the data is lost when the memory is not electrically power.

The SRAM also is a faster, more reliable device, and can give access times as low as 10 nanoseconds. Its cycle time is much shorter because it does not need to pause between accesses. Due to its high cost, SRAM is often used only as a memory CACHE. A CACHE is used for temporary storage of instruction and data organized in blocks 32 bytes. Primary CACHE is the fastest form of storage because it is built in to the chip with a zero wait-state (delay) interface to the processor's execution unit, and it is limited in size. The CACHE is implemented using Static SRAM and traditionally is 16 KB in size.

In this project, the design of SRAM comprises of 8T and sense amplifier for CACHE specification of 2 KB N-way set associative. The CACHE holds the write-back data and writes it into main memory when that data line in CACHE is to be replaced. The design