Abstract
This paper presents an improved architecture of folded
cascade OTA with current control circuit that achieves improved
DC gain and settling time without sacrificing power and area.
This is achieved by exploiting and using idle device in the signal
path and separates the AC and DC path, which results in an
enhanced transconductance, output resistance, gain, settling time
and power dissipation. Recycle folded cascade amplifier
architecture was implemented in 90 nm CMOS process with 1 V
power supply. Simulation results shows that the proposed
structure significantly increase the DC gain bandwidth compared
to the recycle folded cascade OTA and consume very low power
dissipation. Theoretical analysis and LTSpice simulations prove
the performance of the new OTA.
Metadata
Item Type: | Conference or Workshop Item (Paper) |
---|---|
Creators: | Creators Email / ID Num. Mukahar, Nordiana UNSPECIFIED Che Kar, Siti Aishah UNSPECIFIED |
Subjects: | T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electric apparatus and materials. Electric circuits. Electric networks T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics |
Divisions: | Universiti Teknologi MARA, Terengganu > Dungun Campus > Faculty of Electrical Engineering |
Journal or Publication Title: | IEEE Symposium on Humanities, Science and Engineering Research |
Event Title: | 2012 IEEE Symposium on Humanities, Science and Engineering Research |
Event Dates: | 24-27 June 2012 |
Page Range: | pp. 581-584 |
Related URLs: | |
Keywords: | Operational transconductance amplifier, DC gain, settling time, power dissipation |
Date: | 2012 |
URI: | https://ir.uitm.edu.my/id/eprint/67055 |