Implementation of VLSI architecture in linear prediction algorithm: article / Mohd Saiful Mistor

Mistor, Mohd Saiful (2013) Implementation of VLSI architecture in linear prediction algorithm: article / Mohd Saiful Mistor. pp. 1-5.

Abstract

This project presents the implementation of VLSI architecture in linear prediction algorithm. The system is designed to monitor the condition base of engine oil and predict the lifetime of the sample of engine oil. The design used for this system is Verilog language. The design is implemented in FPGA board to show the value of slope. This project covered the designing of the Prediction Algorithm where it monitors the degradation of engine oil for real time. The lifetime of engine oil can be predicted based on the value of slope. Synthesis and simulation is done using Xilinx ISE software to obtain the RTL schematic as well as the waveform of the module.

Metadata

Item Type: Article
Creators:
Creators
Email / ID Num.
Mistor, Mohd Saiful
UNSPECIFIED
Subjects: T Technology > TK Electrical engineering. Electronics. Nuclear engineering
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Microelectronics
Divisions: Universiti Teknologi MARA, Shah Alam > Faculty of Electrical Engineering
Page Range: pp. 1-5
Keywords: Linear prediction (LP) algorithm, FPGA, Xilinx ISE.
Date: 2013
URI: https://ir.uitm.edu.my/id/eprint/115047
Edit Item
Edit Item

Download

[thumbnail of 115047.pdf] Text
115047.pdf

Download (353kB)

ID Number

115047

Indexing

Statistic

Statistic details