Analysis and design of a low power, high speed sample and hold circuit for pipelined ADC using 0.18um CMOS technology: article / Suhaib Mohd Tarmizi

Mohd Tarmizi, Suhaib (2013) Analysis and design of a low power, high speed sample and hold circuit for pipelined ADC using 0.18um CMOS technology: article / Suhaib Mohd Tarmizi. pp. 1-6.

Abstract

This paper present an analysis and design of Sample and Hold (SH) circuit for front end block pipelined ADC using 0.18µm CMOS technology. The objective of this project is to design a sample and hold circuit and analyzing in term of low power and high speed with two different topologies, which are two stage operational amplifier and folded cascode operational amplifier. The analysis of op amp parameters is done for 0.18µm CMOS technology. SILVACO EDA tools have been used for schematic design and simulation. Complete sample and hold circuit has been designed with 1.8V Vpp, 1.8V voltage supply, and 5MHz sampling frequency. The power consumption for two stage operatinal amplifiers is 0.081mW and 0.593mW for folded cascode operational amplifier. The propagation delay of the circuit is 131.15ns for two stage operational amplifier and 2.7402ns for folded cascode operational amplifier. Based on the analysis and design, two stage operatinal amplifier can give low power consumption and low speed while folded cascode operational amplifier give high power consumption but high speed.

Metadata

Item Type: Article
Creators:
Creators
Email / ID Num.
Mohd Tarmizi, Suhaib
suhaibmt@gmail.com
Subjects: T Technology > TK Electrical engineering. Electronics. Nuclear engineering
Divisions: Universiti Teknologi MARA, Shah Alam > Faculty of Electrical Engineering
Page Range: pp. 1-6
Keywords: component; Sample and Hold circuit; ADC; operational amplifier
Date: 2013
URI: https://ir.uitm.edu.my/id/eprint/108711
Edit Item
Edit Item

Download

[thumbnail of 108711.pdf] Text
108711.pdf

Download (610kB)

ID Number

108711

Indexing

Statistic

Statistic details