Design 16 to 1 Multiplexer using Mentor Graphics Design Tools / Nur Syafawati Hasan

Hasan, Nur Syafawati (2007) Design 16 to 1 Multiplexer using Mentor Graphics Design Tools / Nur Syafawati Hasan. Degree thesis, Universiti Teknologi MARA.

Abstract

The main purpose of this project is to design the 16 to 1 multiplexer layout using Mentor Graphics Design Tools. The main objectives of this project are to design 16 to 1 multiplexer using Mentor Graphics Design software, to produce the output waveform of multiplexer from simulation and design layout to get the 16 to 1 multiplexer chip with application. The design based on basic multiplexer structure which consists of AND, OR and INVERTER CMOS gates. Full custom design flow is implemented in which the design starts with schematic foliowed by simulation for characterization purpose and validation. The layout of the multiplexer is achieved along with the post layout simulation and layout verification. The designed multiplexer is tested by simulation to determine the functionality and performance.

Metadata

Item Type: Thesis (Degree)
Creators:
Creators
Email / ID Num.
Hasan, Nur Syafawati
UNSPECIFIED
Contributors:
Contribution
Name
Email / ID Num.
Thesis advisor
Hashim, Hashimah
UNSPECIFIED
Subjects: T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electric apparatus and materials. Electric circuits. Electric networks
Divisions: Universiti Teknologi MARA, Shah Alam > Faculty of Electrical Engineering
Programme: Bachelor Degree in Electrical Engineering (Hons.)
Keywords: Integrated Circuit, system design
Date: 2007
URI: https://ir.uitm.edu.my/id/eprint/103070
Edit Item
Edit Item

Download

[thumbnail of 103070.PDF] Text
103070.PDF

Download (235kB)

Digital Copy

Digital (fulltext) is available at:

Physical Copy

Physical status and holdings:
Item Status:
Processing

ID Number

103070

Indexing

Statistic

Statistic details