High speed with low power folding and interpolating adc comparing performance using two types of comparator in CMOS 0.18um technology / Ifzuan Mazlan

This paper describes the design of a 8-bit CMOS folding and interpolating Analog to Digital Converter (ADC) with high speed comparator. The objective of this paper is to design and identify the performance of the ADC with two type of comparator. Another objective of this paper is to minimize the power consumption of the ADC circuit especially from a comparator. Flash ADC is one of the faster ways to convert any analog signal to a digital signal and use folding and interpolating technique allows each comparator of the ADC to be reused several times over the full scale input range. In addition, interpolating technique can reduce the number of folding circuit required in a folding ADC hence further improve the performance of the ADC in term of capacitive loading and power consumption. Besides that, 60 percent speed of the ADC also depends on the comparator. If we use very fast and stable comparator, the ADC will be more fast and effectively to do the next applications. The simulation results indicate that the Comparator Design 1 achieves low power operation rather than Comparator Design 2 with a minimum number of transistors used, 2GHz of input signal and 497.02mW of power consumption from a single 2V voltage supply based to Gateway SDA tools simulation result.