

**HIGH SPEED WITH LOW POWER FOLDING AND
INTERPOLATING ADC COMPARING
PERFORMANCE USING TWO TYPES OF
COMPARATOR IN CMOS 0.18 μ m TECHNOLOGY**

IFZUAN BIN MAZLAN

**FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
MALAYSIA**

ACKNOWLEDGEMENT

‘In the name of Allah, The Most Gracious and The Most Merciful’

First and foremost, I would like to express my gratitude to Allah S.W.T. for giving me the opportunity to complete this Final Year Project. I am deeply indebted to individuals who, directly or indirectly, are responsible for this project.

My special thanks goes to all people who have provide me with the input, suggestion, knowledge and support to carry out my final year project. This is especially to my supervisor Pn Siti Lailatul for his guide, knowledge and patience given. I like to thank to Dr Azilah as my analog design lecturer for his teaching and help given which greatly impact on my understanding in the design. Special thanks go to my parents and my family for their encouragement and support when doing this project. I would like to extend my thanks to my friends for their support , ideas and motivation given.

ABSTRACT

This paper describes the design of a 8-bit CMOS folding and interpolating Analog to Digital Converter (ADC) with high speed comparator. The objective of this paper is to design and identify the performance of the ADC with two type of comparator. Another objective of this paper is to minimize the power consumption of the ADC circuit especially from a comparator. Flash ADC is one of the faster ways to convert any analog signal to a digital signal and use folding and interpolating technique allows each comparator of the ADC to be reused several times over the full scale input range. In addition, interpolating technique can reduce the number of folding circuit required in a folding ADC hence further improve the performance of the ADC in term of capacitive loading and power consumption. Besides that, 60 percent speed of the ADC also depends on the comparator. If we use very fast and stable comparator, the ADC will be more fast and effectively to do the next applications. The simulation results indicate that the Comparator Design 1 achieves low power operation rather than Comparator Design 2 with a minimum number of transistors used, 2GHz of input signal and 497.02mW of power consumption from a single 2V voltage supply based to Gateway SDA tools simulation result.

TABLE OF CONTENTS	PAGE
ACKNOWLEDGMENTS	i
ABSTRACT	ii
TABLE OF CONTENTS	iii
LIST OF FIGURES	vi
LIST OF TABLE	vii
CHAPTER 1: INTRODUCTION	
1.0 INTRODUCTION	1
1.1 OVERVIEW OF STUDY	2
1.2 PROJECT OBJECTIVE	2
1.3 SCOPE OF WORK	2
1.4 PROBLEM STATEMENT	3
1.5 RESEARCH AND METHODOLOGY	3
1.6 PROJECT PLAN	3
CHAPTER 2: LITERATURE REVIEW	
2.0 INTRODUCTION	4
2.1 ANALOG TO DIGITAL CONVERTER	4
2.2 ADC ARCHITECTURE	5
2.2.1 Flash ADC	5
2.2.2 Pipelined ADC	7
2.2.3 Successive Approximation ADC	8
2.2.4 Comparison of the ADC Architecture	9
2.3 INTERPOLATING ADC	10
2.4 FOLDING ADC	11
2.5 DIFFERENTIAL AMPLIFIER	12
2.6 COMPARATOR	14
2.7 ENCODER	15

CHAPTER 1

INTRODUCTION

1.0 INTRODUCTION

Analog-to-digital converter architecture has become more advanced. Digital clock signal has been incorporated within A/D converter components to meet high-speed design specification. However, digital signal produces much noise and need to be separated from analog circuits which is sensitive to noise. The integration between analog and digital circuit design within a chip introduces mixed signal IC design environment. One of the fastest analog-to-digital converters (ADCs) is the flash ADC. Unfortunately, the number of comparators in a flash ADC grows exponentially with the resolution, requiring excessively large power and area for resolution above 8 bits. However, high speed flash converters can still be realized with the implementation of the folding and interpolating technique and also is an example of mixed signal IC design. However, this architecture exhibits high-power consumption at high output resolution. Due to low power and high-speed conversion requirement for A/D converter, the folding and interpolating architecture is designed. Folding and interpolating ADC uses significantly less comparators and input capacitance than a corresponding fully-flash ADC with equal resolution and hence leads to low power consumption. Moreover, folding and interpolating architecture exhibits the ability to perform high-speed conversion up to one GHz [1] sampling frequency. This thesis describes the design of 8-bit folding and interpolating ADC realized by using TSMC 0.18 μ m CMOS technology. The ADC is designed to meet certain design specification. The design techniques and issues of folding and interpolating ADC will be further explained in next chapters.