Multi-sized output cache controllers / Mohd Naqib Johari

Johari, Mohd Naqib (2013) Multi-sized output cache controllers / Mohd Naqib Johari. Degree thesis, Universiti Teknologi MARA (UiTM).

Abstract

This thesis describes the design of a Multi-sized Output Cache Controller that will handle 2Kbyte 16 ways with 4 word block size cache. A cache controller is a device that used to sequences the read and write of the cache storage array [1]. Most of modern microprocessor is designed with multiple core architecture that will lead to massive traffic of cache data transfer. By taking the advantage of using temporal locality and spatial locality to the cache, the problem can be solved. With this solution, a controller that capable to handle huge amount of way and block size need to be designed. It also should have the capability overcome the cache coherence. This design will be implemented using Xilinx software. It was developed base on Verilog coding. Using the same software, a test bench was constructed to test the functionality of the controller. This cache controller consists of four stages, from request to read data. It had the capability to read and write to different agent on various output data size from 1byte till 16 byte.

Metadata

Item Type: Thesis (Degree)
Creators:
Creators
Email / ID Num.
Johari, Mohd Naqib
UNSPECIFIED
Subjects: T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics > Computer engineering. Computer hardware
Divisions: Universiti Teknologi MARA, Shah Alam > Faculty of Electrical Engineering
Programme: Bachelor of Electrical Engineering (Hons) Electronic
Keywords: Cache controller, Catche Storage, Verilog coding
Date: 2013
URI: https://ir.uitm.edu.my/id/eprint/102748
Edit Item
Edit Item

Download

[thumbnail of 102748.pdf] Text
102748.pdf

Download (209kB)

Digital Copy

Digital (fulltext) is available at:

Physical Copy

Physical status and holdings:
Item Status:

ID Number

102748

Indexing

Statistic

Statistic details