Intelligence Sejadah using VHDL and FPGA / Wan Mohd Nazmin Bin Wan Mahmud

Wan Mahmud, Wan Mohd Nazmin (2008) Intelligence Sejadah using VHDL and FPGA / Wan Mohd Nazmin Bin Wan Mahmud. [Student Project] (Unpublished)

Abstract

This project is to develop a hardware that includes of designing, synthesizing and evaluation skills based on Field-Programmable Gate Array (FPGA) by using Project Navigator Xilinx ISE’s Software as a workspace for VHDL and ModelSim Simulation Software as a platform to simulate and analysis the design environment with Timing Diagram. Spartan-3 Kit Board will be used as hardware interface and directly connected to the Model of Intelligence Sejadah by using I/O ports. The design rule is based on counter controller described in ASM Chart and then is translated into VHDL descriptions. This project aims to design an Intelligence Sejadah that can count the number of rakaat was and will perform by the user during Solat. The Intelligence Sejadah helps to keep the worshipper alert with rakaat and comfortable during the prostrations of prayer. Intelligence Sejadah will count the rakaat based on Touch-Switch Circuit and displaying the number of rakaat on Seven-Segment LED Display as indicator for user controlled by FPGA user I/O pins.

Metadata

Item Type: Student Project
Creators:
Creators
Email / ID Num.
Wan Mahmud, Wan Mohd Nazmin
UNSPECIFIED
Contributors:
Contribution
Name
Email / ID Num.
Advisor
Hamzah, Imi Hamiza
UNSPECIFIED
Subjects: T Technology > TK Electrical engineering. Electronics. Nuclear engineering
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics > Apparatus and materials > Detectors. Sensors. Sensor networks
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics > Microelectromechanical systems
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics > Applications of electronics
T Technology > TK Electrical engineering. Electronics. Nuclear engineering > Electronics > Information display systems
Divisions: Universiti Teknologi MARA, Pulau Pinang > Permatang Pauh Campus > Faculty of Electrical Engineering
Programme: Bachelor of Engineering (Hons) Electrical
Keywords: VHDL, Rakaat, Sejadah
Date: November 2008
URI: https://ir.uitm.edu.my/id/eprint/53896
Edit Item
Edit Item

Download

[thumbnail of 53896.PDF] Text
53896.PDF

Download (98kB)

Fulltext

Fulltext is available at:
  • Bilik Koleksi Akses Terhad PTAR | Kampus Permatang Pauh, Pulau Pinang

ID Number

53896

Indexing

|

Statistic

Statistic details