## A STUDY ON OPTIMAL LAYOUT OF CMOS FUNCTIONAL ARRAYS

A project report presented in partial fullfillment of the requirements for the award of Advanced Diploma in Electrical Engineering (Electronics) of MARA INSTITUTE OF TECHNOLOGY.

BY:

AZHARI B. MOHD. ALI
DEPARTMENT OF ELECTRICAL ENGINEERING
MARA INSTITUTE OF TECHNOLOGY
40450 SHAH ALAM,
SELANGOR DARUL EHSAN.

MAY. 92.

# TABLE OF CONTENTS

			PAGES
LIST O	F FIGURES	•	i
		•••••	
ACKNOW]			
ABSTRAC	CT	•••••••	iv
CHAPTERS			
1.0.	INTRODUCTION	•	1.
2.0.	MOS TRANSISTOR T	HEORY	3.
2.1	MOS TRANSISTORS	•	5.
2.2.	MOS TRANSISTOR S	WITCHES	7.
2.3.	CMOS LOGIC	•••••	10.
2.3.2.	COMBINATIONAL LO	GIC	12.
2.3.3.	THE NAND GATE	•••••	15.
2.3.4.	THE NOR GATE	•••••	18.
2.3.5.	COMPOUND GATES	******	19.
2.3.6.	MULTIPLEXER	***************************************	22.
24 6	TITE MOC MEANCECHO	<b>D</b>	25

### **ACKNOWLEDGEMENT**

I would like to express my appreciation and gratitude to all the people involve in this project, and special thanks to Mr ZULKIFLI ABD MAJID for his assistance, guidance and encouragement towards the completion of this project.

Finally, my appreciation to all my friends for their helpfull suggestions and support.

Thank you.

#### **ABSTRACT**

The objective of this project is to build Optimal Layout of CMOS Functional Arrays IC standard cell design.

Firstly, this topic is discuss about the Optimal Layout of CMOS Functional Array.

Optimal Layout is the layout of the arrangement of CMOS transistor with the implementation of a random logic function on an array of CMOS transistor.

After discussing about the introduction i.e. the basic of CMOS transistor, we will discuss how to create the Optimal Layout of CMOS Functional Array with the minimum separation based on euler path method.

#### INTRODUCTION

Designers of MOS LSI circuits can take advantage of complex functional cell in order to achieve better performance. This paper discusses the implementation of a random logic function on an array of CMOS transistors. A graph theoretical algorithm which minimizes the size of an array is presented. This method is useful for the design of cells used in conventional design automation systems.

In integrated circuit design it is possible to implement a logic function by means a circuit consisting of one or more elementary cells, such as NAND or NOR gates, or by means of a single functional cell. The basic advantages of functional cells, such as smaller size and better performance, are well known to designers of MOS LSI [1]. Theoretical results about network synthesis with complex functional cells have been reported in [2]-[4]. Some commercial products also take advantage of these properties [5]. However, most designers still use a limited library of cells. For example, NAND gates are often used as the only primitive cell. More details on the physical implementation of complex functional cells have been reported in [6]-[10]. Designers often have no confidence in the performance and merit of more complex