UNIVERSITI TEKNOLOGI MARA

DESIGN AND ANALYSIS OF EXTERNAL PRE TESTER BOARDS USING OP-AMPS FOR FAST BPMU AND DPS TESTING

HASLIZA ABU HASSAN

Thesis submitted in fulfilment of the requirements

for the degree of

Master of Science

Faculty of Electrical Engineering

March 2010

ABSTRACT

This research presents the hardware and software development, and analysis of three external pre-tester boards (I_{CC} , I_{SINK} and I_{SOURCE}) for Gage Repeatability & Reproducibility (GR&R) current analysis of Board per Measurement Unit (BPMU) and Digital Power Supply (DPS) boards. GR&R is a measurement system analysis technique to assure a stable gage measurement that ensures consistent measurements during repeated tests under similar characteristics, conditions or parameters. The external pre-tester boards were used to test BPMU and DPS boards on three J750 Automated Test Equipments (J750 ATE).

The external pre-tester boards were analyzed for improvement in three areas: their usage as an acceptance tool during manufacturing, reduction in testing time, and their ability to predict and foretell future bugs. The analysis have proven the application of the pre-tester boards as an acceptance tool and prediction of future bugs (with their ability to detect faulty channels based on GR&R test results), and 85% time reduction in detection of faulty channels. Time reduction improves productivity, and thus it can be said the external pre-tester boards have the potential to be adopted in high-volume electronics manufacturing.

ACKNOWLEDGEMENT

I would like to express my sincerest appreciation and thanks to my supervisors, Associate Prof Zulkifli Abd Majid (UiTM), Mr Lee Soong Yee (Freescale) and Satya Vellan Doraisamy (Freescale) for their assistance throughout the length of this research. Also, special thanks to Test 2 engineers, technicians, operators and trainees from Freescale Semiconductor Malaysia which has helping in preparing the samples and equipments.

I would also like to extend my appreciation to Freescale Semiconductor Malaysia for providing allowances and preparing the workplace for this research. My thanks also to friends at Manufacturing Test Technology (MTT) Department who have given me invaluable assistance throughout my researches work. Many thanks also to all staff at Freescale Semiconductor Malaysia. My appreciation also extended to my parents and family for their unending support and encouragement.

I am also thank my husband, Azlee bin Zabidi for his continuous support, encouragement and inspiration throughout my Master's studies.

Also, special thanks to Universiti Teknologi MARA (UiTM) lecturers especially Mr Ahmad Ihsan Mohd Yassin for his assiduous guidance in completing this thesis.

Above all, I thank Allah (SWT) the Almighty for giving me the will and strength to undertake and complete this research.

TABLE OF CONTENTS

DECLARATION	ii
ABSTRACT	iii
ACKNOWLEDGEMENT	iv
TABLE OF CONTENTS	v
LIST OF TABLES	viii
LIST OF FIGURES	x
LIST OF ABBREVIATIONS	xiv
CHAPTER 1: INTRODUCTION	
1.1 Research Background	1
1.2 Problem Statement	4
1.3 Project Objectives	5
1.4 Project Scope and Limitations	5
1.5 Structure & Organization of Thesis	6

CHAPTER 2: LITERATURE REVIEW

2.1 Electronic Testing	8
2.1.1 DC Parametric Test	12
2.1.2 Datasheet Parameters	13
2.2 Automatic Test Equipment (ATE)	15
2.2.1 Load Board	17
2.2.2 The J750 ATE	20
2.3 LM358 Operational Amplifiers	28
2.4 Measurement System Analysis (MSA)	31
2.4.1 Gage Repeatability & Reproducibility (GR&R)	33

CHAPTER 1

INTRODUCTION

1.1 Research Background

The semiconductor manufacturing is a USD 249 billion industry that deals with design and fabrication of semiconductor devices [1]. The industry is primarily mechanized and usually of large scale, processing materials into partly finished or finished products. In semiconductor manufacturing industry, the entire process from start to ready-for-shipment packaged chips takes about five to seven weeks [2]. The flow of the manufacturing process is shown in Figure 1.1.




Figure 1.1: Semiconductor manufacturing process