

**DESIGN A COMPARATOR OF 8-BIT ANALOGUE-TO-DIGITAL
CONVERTER (ADC) IN A 0.35 μ m CMOS TECHNOLOGY BY
USING MENTOR GRAPHICS**

**Project report is represent in partial of fulfillment for the award of the
Bachelor of Electrical Engineering (Hons)
UNIVERSITI TEKNOLOGI MARA
MALAYSIA**



**TENGGU ZAIRI EZWA BIN TUAN ZAKARIA
Faculty of Electrical Engineering
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM, SELANGOR
MALAYSIA**

ACKNOWLEDGEMENT

In the name of ALLAH, who is the most gracious, most merciful and HIM alone is worth of praise. Firstly, I would to express my sincere gratitude to my project supervisor, Puan Puteri Sarah Bt. Mohamad Saad for her guidance, support, kindness, invaluable suggestion and comment throughout the project completion.

I would also like to express my thanks to my co-supervisor, Puan Mahanijah Bt. Md Kamal for her opinion and criticism towards the successful of this project. I also want to thanks to En. Fahmi B. Husni and Pn. Norhazlin Bt. Khairuddin for the valuable comments and motivations to complete this project successfully. Besides that, I want to thank them because of their effort and time in proofing this thesis.

Last but not least, I would like to share my greatest appreciations to my beloved mother, Puan Ruhani Bt. Ismail who give me support to finish up my project and to all my friends especially Subhi Bin Radzuan who give me encouragement and endless support that make everything become possible and my special gratitude is dedicated to Siti Nor Liyana Bt. Yahya who are dearest person in my life and greater source of inspiration.

May Allah bless all of them.

ABSTRACT

This thesis present the design of a high performance on-chip comparator of 8-bit Analogue-To-Digital Converter (ADC) has been designed in a $0.35\mu\text{m}$ Complementary Metal Oxide Semiconductor (CMOS) Technology process. Full custom design flow is implemented in which the design starts with schematic entry followed by simulation for characterization purpose and validation. The IC layout of the comparator is achieved along with the post layout simulation and layout verification. The designed comparator is tested in an 8-bit ADC by simulation to determine the functionality and performance.

The comparator can handle positive and negative input signals. A polarity signal changes the polarity of the threshold level and makes the output signal always active high. The design is based on basic comparator architecture which consists of three stage; pre-amplifier, positive feedback decision circuit and output buffer. This architecture provides both good gain and offset characteristics by combining the pre-amplifier and the positive feedback decision circuit. The MOSFETs' W/L factor of the comparator circuit also contributes to the characteristics improvement. Increment of the pre-amplifier's input MOSFETs widths increases the gain of the comparator while the width of MOSFETs in decision circuit will determine the offset of the comparator.

The results that were obtained through these simulations showed that comparator design achieved power consumption of $958.69\mu\text{W}$, with supply voltage of 5V. Further research on the MOSFETs W/L factor has successfully improved the characteristics of the comparator to perform at gain of 7147 dB and the offset of $620\mu\text{V}$. The uses of a latch as the positive feedback decision circuit and the improvement in offset have contributed to the speed performance of the comparator to achieve propagation delay of 3.52ns.

TABLE OF CONTENTS

CHAPTER	TITLE	
PAGE		
	DECLARATION	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	TABLE OF CONTENTS	vi
	LIST OF FIGURES	ix
	LIST OF TABLES	x
I	INTRODUCTION	1
	1.1. Introduction	1
	1.2. Objectives	2
	1.3. Scope of Work	2
	1.4. Organization of the Thesis	3
II	LITERATURE REVIEW	4
	2.1. Introduction	4
	2.2. Analog to Digital Converters	4
	2.2.1. Basic Principles	4
	2.2.2. Performance Metrics	5
	2.2.3. ADC Architectures	8
	2.3. Comparators	10
	2.3.1. Basic Principles	11

CHAPTER I

INTRODUCTION

1.1. Introduction

The Analog-To-Digital Converter (ADC) is an essential building block in many digital signal-processing systems. It provides a link between the digital signal-processing systems. It provides a link between the digital signal processor and the analog signals of a transducer. The ADC is considered to be an encoding device, where it converts an analog sample into digital quantity with a prescribed number of bits.

Numerous types of ADCs have been designed for a wide variety of applications. The type of the application largely determines the choice of the ADC conversion technique. From the viewpoint of the implementation, ADCs typically contain one or more comparators, switches, passive precision components, a precise voltage reference and digital control logic.

A good ADC requires a high-performance comparator since the comparator will determine the accuracy of the ADC conversion. There are many circuit configurations of comparators for different applications with different characteristics. Although the basic op-amp configuration can be used as a voltage comparator, in some less demanding low-frequency or speed applications, op-amp will not be considered as a comparator.

In ADC, the gain and offset of a comparator will also contribute to the comparator speed improvement [1]. Hence, it is important to have a comparator with very good characteristics without consuming large amounts of power. The best approach to achieve such requirements is to employ an architecture which contains a preamplifier stage, positive feedback stage and output buffer stage. By