# ZERO CROSS DETECTOR DESIGN USING SINGLE SUPPLY CMOS OPERATIONAL AMPPLIFIER

This thesis is presented in partial fulfillment for the award of the Bachelor of Electrical Engineering (Honours)

# UNIVERSITI TEKNOLOGI MARA MALAYSIA



HAMIDAH BINTI MAHMAD 2006130649 B. ENG (Hons.) ELECTRICAL Faculty of Electrical Engineering UNIVERSITI TEKNOLOGI MARA MALAYSIA (UiTM) Shah Alam, Selangor Darul Ehsan.

## **ABSTRACT**

The purpose of this project is to explore various circuit techniques in developing the low voltage CMOS analog building blocks such as operational amplifiers. The main objective of these project is to design of high gain, low power and fully differential operational amplifiers with proper compensation techniques. All the designs had been done Using Tanner EDA with 0.25 µm technology. Circuits were aimed to operate standard supply voltage (3V). Achievement of high gain around 80 dB and 45 degree phase margin for stable closed loop operations were the goal of primary concern. The operational amplifier then was applied on zero crossing detectors circuit. Designing, simulation and comparisons of various performance parameters had been done. Simulation had been carried out using SPICE simulator. Layout had been made using Tanner layout editor (L-edit). All kind of analysis including transient, AC, noise has been done.

# **Key terms:**

CMOS, operational amplifiers, compensation, phase margin, Tanner.

#### **ACKNOWLEDGMENTS**

I would like to express my sincere appreciation to Pn. Maizan Muhamad, my supervisor, for her great mentoring and support over all these semester to help me complete my final year project at Universiti Teknologi MARA. Her guidance contributes greatly to this dissertation. Her sharp insights of analog design techniques and encouragement for having a passion for IC layout design have been crucial to my success for my project and will benefit my upcoming career. I would like to thank Pn Irni for the knowledge that I have learned from her courses, the bright ideas shared with me, and the many inspiration. I would also like to thank the other members of my class over the years, for their friendship, discussion, and help. Lastly, I want to express my deep gratitude to my dear parents for their unconditional love and unfailing support for completing this project. Without their love and support, I will not be able to get through the difficulties encountered and finish what I want to do.

Table of Contents ABSTRACT	<b><u>Page</u></b> 1
ACKNOWLEDGMENTS	2
INTRODUCTION	5
1.1 Background	5
1.2 Objectives	7
1.3 Scope of Work	7
LITERATURE REVIEW	8
2.1 Operational amplifier	8
2.1.1 Small-Signal Analysis of CMOS Two-Stage Op Amps	10
2.1.2 Frequency compensation	10
2.2 Zero cross detector	11
DESIGN METHODOLOGY	14
3.1 Tanner EDA tools	14
3.1.1 Design and simulation	15
3.2 Schematic design	17
3.2.1 Two stage Operational Amplifier	17
3.2.2 Zero Cross Detector	20
3.3 Physical Layout Design	20
3.3.1 Capacitor Layout	20
3.3.2 Resistor layout	21
3.3.3 Operational Amplifier Layout	22
3.3.4 Zero cross detector layout	23
RESULT AND DISCUSSION	24
CONCLUSION	32
RECOMMENDATION FOR FUTURE WORK	33
REFERENCES	35
APPENDIX	36

# CHAPTER 1

## INTRODUCTION

# 1.1 Background

Operational Amplifiers are one of the most widely used for analog systems. They are employed from dc bias applications to high speed amplifiers and filters. General purpose op amps can be used as buffers, summers, integrators, differentiators, comparators, negative impedance converters, zero cross detector and many other applications. With the quick improvements of computer aided design (CAD) tools, advancements of semiconductor modeling, steady miniaturization of transistor scaling, and the progress of fabrication processes, the integrated circuit market is growing rapidly. Nowadays, complementary metal-oxide semiconductor (CMOS) technology has become dominant over bipolar technology for analog circuit design due to the industry trend of applying standard process technologies to implement analog circuits in chip. There has been a recent trend of placing digital or analog components on the IC chip for various applications.

The development of analog circuits requires both a complete understanding of basic circuit design techniques and knowledge of transistor non-ideality effects on circuit performance. One severe effect comes from device imperfections and random variations in the fabrication process. Despite the technological advances in the fabrication process steps associated with scaled-down feature sizes, the fluctuations in each step that affects the device performances have not scaled down in proportion. The fabrication process is not easily characterized because these variations are random in nature. Such variations could ultimately be a limiting factor on how low the supply voltage, and how reliable sub-micron designs, could be. In order to produce manufacturable analog integrated circuits with high functional yield and a high degree of reliability, the design of such circuits must be robust with respect to random process and device parameter variations (Michael and Ismail, 1993). With the given design criteria, to obtain a compact, low voltage, power-