

ACKNOWLEDGEMENT

All praises and thanks be to Allah (S.W.T), who has guided us to this, never could we have found guidance, were it not that Allah had guided us!(Q7:43) I would like to thank to Pn NorHayati Hamzah as my supervisor and Mr Idnin Pasya as a project co-supervisor for the direction, assistance, and guidance me doing this research. In particular, Pn Norhayati and Mr Idnin Pasya recommendations and suggestions have been invaluable for the research progress and research improvement.

Abstract

This project aims to implement the QPSK transmission scheme using Field-Programming-Gate-Array (FPGA) method. This project scope includes studying Verilog codes, using FPGA Xilinx software and implemented on FPGA board. A QPSK transmission scheme consists transmitter and receiver have been successfully designed and implemented.

TABLE OF CONTENTS

CHAPTER PAGE

DECLARATION	i
ACKNOWLEDGEMENT	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF TABLES	viii
LIST OF FIGURES	ix
LIST OF SYMBOL	xi
CHAPTER 1 INTRODUCTION	1
1.1 Problem Statement.....	1
1.2 Objective.....	2
1.3 Introduction.....	3
CHAPTER 2 LITERATURE REVIEW	6
2.1 FIELD PROGRAMMABLE GATE ARRAYS (FPGA).....	6
2.2 History of FPGA.....	8
2.3 Applications of FPGA.....	9
2.4 FPGA Architecture.....	10
2.4.1 Typical logic block.....	10
2.4.2 Logic Block Pin Locations.....	11
2.5 FPGA Design and Programming.....	12

2.6 Implementation Flow.....	14
2.7 Design Implementation using Xilinx ISE	15
2.8 Hardware Design.....	16
2.8.1 Serial-to-Parallel Converter.....	17
2.8.2 QPSK Modulator.....	22
CHAPTER 3 SYSTEM ARCHITECTURE	23
CHAPTER 4 METHODOLOGY	28
4.1 Design Flow.....	28
4.2 Design Steps.....	31
CHAPTER 5 RESULT AND DISCUSSION	45
CHAPTER 6 CONCLUSION AND DISCUSSION	50
6.1 Conclusion.....	50
6.2 Recommendation.....	51
REFERENCE	52
APPENDICES	53