FACULTY OF ENGINEERING UNIVERSITY TECHNOLOGY MARA

FINAL REPORT OF DIPLOMA PROJECT

KEU 380

DUTY-CYCLE MONITOR

PREPARED BY:

ADAM BIN OTHMAN 2000611138 EE112

AHMAD YUSUF BIN FADZIL 2000425782 EE112

SUPERVISOR: CIK NORHAYATI BT. MOHAMMAD NOOR

DATE: 21 MARCH 2003

ACKNOWLEGDEMENT

With the name of ALLAH S.W.T. the most gracious and merciful. Thankful to the all mighty, ALLAH S.W.T. for giving us the permission to go through and finally finish this project with successfully. If there any person that we must give our deepest sense of gratitude in completing this project, it would be our supervisor, Miss Norhayati Bt. Mohammad Noor for her never ending patience dealing with every single problem had by us and her generosity for sacrificing her precious time in order to give us guidance and advice.

We would also want to express our deepest gratitude to our parent for the essentially financial support and also for never ending moral support for us to do and finish this project. May ALLAH s.w.t bless you.

To all my fellows' member, thank you for everything. We would never forget all of you to support us and give us advise for doing this project step by step. Here we want to express our thankful to our good friends who help us very much to complete this project.

Lastly we are proud to ourselves because we manage to finish this project even we had so many problem while finishing this project. We hope we learn many things and it is very expensive experience that we had.

Abstract

Assalamualaikum w.r.t.bt.

Our project is "Duty-Cycle Monitor". We choose this project because it has many application and important for everyone. This project is about become the solution to have a good frequency waveform when we are using the oscilloscope.

This project is simple and can save our cost from bought another oscilloscope. It helps us to have a good and clean waveform.

We hope it can help all of us to have a clean reading waveform.

Wassalam.

CONTENTS

| | Page |
|------------------------------|-------|
| Acknowledgement | |
| Abstract | |
| Riodata | |
| Table of Contents | |
| Table of Coments | |
| Chapter 1 | |
| 1.1. Introduction | 1 |
| 1.2. Objective | . 2 |
| 1.3. Scope of work | 3 |
| 1.4 Report Lavout | 3 |
| | U |
| Chapter 2 | |
| 2.1 Circuit Description | 4-5 |
| 2.2 Calibration | 5 |
| Chapter 3 | |
| 2 1 Circuit Maker | 67 |
| 5.1 Circuit Maker | 0-7 |
| Chapter 4 | |
| 4.1 PCB Designer | 8 |
| 4.2 PCB | 9 |
| 4.3 PCB Drawing | 9 |
| 4.4 PCB Fabrication | 9 |
| 4.5 Drilling | 10 |
| 4.6 Inserting Components | 10 |
| 4.7 Soldering | 10 |
| 4 & Basic Soldering Steps | 10 |
| 4.8 Dasie Soldering Steps | 10 |
| Chapter 5 | |
| 5.1 Theoretical Background | 11-13 |
| Charten | |
| Chapter 6 | |
| 6.1 Result | 14 |
| Chapter 7 | |
| 7.1 Discussion | 15 |
| | 15 |
| Chapter 8 | |
| 8.1 Conclusion | 16 |
| | |
| References | 17 |
| Appendix: list of components | 18 |
| | |

CHAPTER 1

INTRODUCTION

1.1 Introduction

Are your square waves really "square"? Does your pulse train have the proper on/off ratio? The only way to be sure of the answers to such questions when working with a waveform is to measure its duty cycle.

An accurate measurement of a pulse train's duty cycle, or mark/ space ratio, is usually a tedious matter. First the period of the train must be calculated using those figures. Generally, an oscilloscope or a frequency counter incorporating time-period capability is required to do this.

If you have struggled with these techniques, you can put away your oscilloscope or counter and build the Duty-Cycle Monitor described in this article. It's simple enough to assemble in one weekend. This is a stand-alone instrument that displays a real time duty-cycle reading of 0% to 100% on its built-in meter.

Using a 100-microamp-meter movement allows a direct reading of the duty cycle without using a multiplier (for example, a 45 micro amp reading indicates a 45% duty cycle). The circuit is accurate to within 1% of full scale over the range of about 30 Hz to 100kHz or higher, within an input voltage range of \pm 1.5 to \pm 15 volts, which covers most logic families. Maximum input voltage should be restricted to \pm 50 volts peak. The input impedance is about 100000 ohms, so circuit loading is not a problem.

1.2 Objective