# UNIVERSITI TEKNOLOGI MARA CAWANGAN PULAU PINANG

ELECTRONIC COMBINATION LOCK SYSTEM USING VERILOG CODING

## NADIA BINTI MOHAMAD NASIR

# BACHELOR OF ENGINEERING (HONS) ELECTRICAL AND ELECTRONIC ENGINEERING

July 2020

### **AUTHOR'S DECLARATION**

I declare that the work in this thesis was carried out in accordance with the regulations of Universiti Teknologi MARA. It is original and is the results of my own work, unless otherwise indicated or acknowledged as referenced work.

I, hereby, acknowledge that I have been supplied with the Academic Rules and Regulations, Universiti Teknologi MARA, regulating the conduct of my study and research.

Name of Student	:	Nadia binti Mohamad Nasir
Student I.D. No.	:	2016263802
Programme	:	Bachelor of Engineering (Hons) Electrical and
		Electronic Engineering – EE200
Faculty	:	Electrical Engineering
Thesis	:	Electronic Combination Lock System using Verilog
		Coding

Nadia Nasir Signature of Student : . . . . . . . . Date July 2020 :

#### ABSTRACT

A rapid increase in the burglary cases have drew a huge attention to improve the security of a house. The advancement of technology has introduced an electronic combination lock system in which only the house owner and selected people can unlock the doors. Therefore, the main goal of this paper is to design and develop an electronic combination lock system using Verilog code. This system perhaps can reduce the possibility of a house being burgled. The entrance door of a house will only unlock if the user slides the correct secret code on the slide switches of the Altera DE2-115 Trainer Board. This project consisted of two parts which were simulation and hardware implementation. A Verilog code of the keyless system had been designed and scripted in Intel Quartus Prime Software. In order to perform functional verification, three different testbench codes had been developed. The simulations via testbench waveforms are performed in ModelSim Software. The waveforms are being observed and analysed to ensure that the outcome output is the same with the design coding. When the system detected the entered code matched with the setting code, UNLK waveform went high to indicate that the door is going to unlock. Besides, when the system detected the entered code did not match the setting code, the UNLK waveform went to logic '0' to indicate the door is still unlocked. Then, the Verilog Code of the keyless lock system will be verified and downloaded via Altera DE2-115 Trainer Board. When the user entered correct password, all green LEDs turned on and the LCD displayed "Welcome Home". Besides, when the user entered an incorrect password, all red LEDs turned on and the LCD displayed "Wrong Password". After completing this project, all the output waveforms presented in ModelSim Software are corresponding to the designed testbench codes. As a conclusion, the output displayed are successfully demonstrated on the Altera DE2-115 Trainer Board according to the desired results.

### ACKNOWLEDGEMENT

First and foremost, I am very grateful to God Almighty Allah for giving me strength, wisdom, constant flow of ideas and perseverance in completing this challenging journey successfully.

I wish to express my sincere appreciation to my supervisor, Ir. Dr Irni Hamiza Binti Hamzah, who has the substance of a genius who is always convincingly guided an encouraged me to be professional and do the correct thing even when the road got tough. Without her persistent help, the goal of this project would not have been achieved.

I also wish to thank all the people whose assistance was a milestone in the completion of my Final Year Project.

### TABLE OF CONTENTS

AUT	THOR'S DECLARATION	i
ABS	TRACT	ii
ACK	iii	
TAB	BLE OF CONTENTS	iv
LIST	Г OF TABLES	vi
LIST	vii	
LIST	Γ OF APPENDICES	ix
LIST	Γ OF ABBREVIATIONS	X
CHA	APTER 1 INTRODUCTION	12
1.1	RESEARCH BACKGROUND	12
1.2	PROBLEM STATEMENT	13
1.3	OBJECTIVES	14
1.4	SCOPE OF WORK	15
1.5	SIGNIFICANCE OF STUDY	17
1.6	THESIS STRUCTURE	18
CHA	APTER 2 LITERATURE REVIEW	20
2.1	INTRODUCTION	20
2.2	HOME SECURITY SYSTEM	23
2.3	KEYLESS LOCK SYSTEM	24
2.4	FIELD PROGRAMMABLE GATE ARRAYS (FPGA)	24
2.5	HARDWARE DESCRIPTION LANGUAGE (HDL)	25
CHA	APTER 3 RESEARCH METHODOLOGY	26
3.1	INTRODUCTION	26
3.2	DESIGN SIMULATION PROCESS	
	3.2.1 System Operation	27
	3.2.2 System Design and Simulation	30
	iv	

APPENDICES		55	
REFERENCES		52	
5.2	FUTU	IRE WORK	51
5.1	CONC	CLUSION	
CHAI	51		
4.2	HARI	DWARE RESULTS	48
4.1	SIMU	LATION RESULTS	42
CHAI	PTER 4	<b>A RESULTS AND DISCUSSION</b>	42
	3.3.2	System Implementation	38
	3.3.1	System Operation	34
3.3	HARI	34	