

**LOGICAL EFFORT USING PARTICLE SWARM  
OPTIMIZATION ALGORITHM – AN EXAMINATION  
ON THE 8-STAGE FULL ADDER CIRCUIT**

**MUHAMMAD AIMAN BIN JOHARI**

Thesis is presented in partial fulfillment for the award of the  
Bachelor of Electrical Engineering (Honors)  
UNIVERSITI TEKNOLOGI MARA



Faculty of Electrical Engineering  
UNIVERSITI TEKNOLOGI MARA  
40450 SHAH ALAM  
SELANGOR, MALAYSIA

## **ACKNOWLEDGEMENTS**

Assalamualaikum w.b.t

In the name of the most merciful God. All praises are due to Allah SWT, lord almighty who made it possible for me to complete this research. Blessings and salutations are on the last prophet of Allah, Muhammad SAW.

I would like to grab this opportunity to show my gratitude to all the people which have helped me in the whole process of this report. Appreciation is expressed to my research advisor, En. Ahmad Ihsan bin Mohd Yassin for his supervision and thoughtful advices that made this study a reality.

Special appreciation is expressed to my family because without their love and support, this study could not have been realized and lastly to my dearest friends, thanks for helping me out for the completion of this study.

To people who have directly or indirectly contributed to the successful completion of this thesis. Thank you for the support, encouragement and advices with never-ending concern for me. Without your support and love, completing this thesis would not be possible. This is all for you, Thank you.

Sincerely,

Muhammad Aiman bin Johari

## **TABLE OF CONTENTS**

<b>ACKNOWLEDGEMENTS</b>	<b>iv</b>
<b>ABSTRACT</b>	<b>v</b>
<b>TABLE OF CONTENTS</b>	<b>vi</b>
<b>LIST OF FIGURES</b>	<b>ix</b>
<b>LIST OF TABLES</b>	<b>x</b>
<b>ABBREVIATIONS</b>	<b>xi</b>

### **1.0 INTRODUCTION**

1.1 Problem Statement	1
1.2 Objective	2
1.3 Significant of study	2
1.4 Scope of Project	3
1.5 Thesis Layout	3

### **2.0 LITERATURE REVIEW**

2.1 Introduction	5
2.2 Previous Work on LE Optimization Problem	5
2.3 Limitation of LE	6
2.4 Previous Works on PSO Algorithm	6

### **3.0 THEORETICAL BACKGROUND**

3.1 Introduction	11
------------------	----

3.2 PSO with Constriction Factor ( $PSO_{CF}$ )	11
3.3 The LE Problem	14
3.3.1 LE Analysis of Single Stage Circuit	14
3.3.2 LE and Transistor Sizing	16
3.3.3 LE Analysis of Multistage Circuit	16
3.3.4 Summary and Observations	18
 4.0 METHODOLOGY	
4.1 Methodology Overview	19
4.2 Hardware Description	19
4.3 Test Set	20
4.4 Description of Experiments	20
4.5 Random Number Generation	21
4.6 PSO Parameter Settings	21
4.7 Fitness function	22
 5.0 RESULT & DISCUSSION	
5.1 Introduction	30
5.2 Best 1 result	31
5.3 Best 2 result	32
5.4 Best 3 result	33
5.5 Best 4 result	34
5.6 Best 5 result	35
5.7 Worst case result	36
5.8 Overall gate width	38

# CHAPTER I

## INTRODUCTION

### 1.1 Problem Statement

In semiconductor manufacturing, the fabrication cost of integrated circuits (I.C's) are associated with the development time and the materials used (chip area), where it can affect the speed and power requirements. Before choosing the best design, the goodness of each option, especially regarding the speed and power consumption must be determined. The speed and power consumption in the digital circuits depends on the gate sizing of that circuit which means that the best gate sizing will give the efficient speed and the low power consumption to that circuit.

The method of Logical Effort (LE) has recently been introduced to allow for both quick and accurate analysis of Complementary Metal Oxide Semiconductor (CMOS) circuits. But, the limitation of the LE method (such as time spent to calculate the delay and also try and error method to find the specific delay) must be avoided to reduce the cost. By applying Particle Swarm Optimization (PSO) method, the LE problem for electronic circuits is solved automatically, to find the gate sizing within a short period of time. The best gate sizing that will be determined will give the required delay, where it is the best choice for certain applications such as in embedded computers.

A PSO algorithm has been proposed for the LE problems to find the delay and best gate sizing. This method is applied to the Full Adder (FA) logic gate circuit, a very basic and slow digital arithmetic design but may be the best choice for certain applications such as embedded computers where circuit delay is a key requirement. The scope of this project is to apply the PSO algorithm to solve the LE problem. The idea of operation is similar to the LE method, but the PSO method was used to modify the size of the gates. To achieve this idea, first, the theory of LE must be studied first because it is important before the minimum possible delay can be estimated. Then, the LE problem for