THE EFFECT OF OXIDE THICKNESS ON C-V CHARACTERISTICS FOR NMOS

This thesis is presented in partial fulfillment for the award of the

Bachelor of Engineering (Hons) in Electrical Engineering UNIVERSITI TEKNOLOGI MARA



SITI SHAHADA BT OSMAN Faculty of Electrical Engineering UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM SELANGOR, MALAYSIA MAY 2009

ACKNOWLEDGEMENT

First of all, I wish to sincerely thank Pn Anees bt Abd Aziz for her invaluable guidance, encouragement and support during the course of this research. Without her timely guide and encouragement, this work has not been possible. She was always available and gave me an excellent suggestion whenever I need her advice and help. Also, I would like to express my sincere appreciation to my other committee members that always helps me in their suggestions and motivation in order for me to completed this research. Many thanks go to Faculty of Electrical Engineering and lab's staff for their kindness by providing laboratory facilities and guidance. I wish to express my deepest thanks to my parents for their long time support and encouragement. Thank you for all their support and consistent.

Thank you very much and may God bless you always.

ABSTRACT

Abstract - This paper is study on the effect of oxide thickness (t_{ox}) on C-V characteristics for NMOS. The project is being done by using SILVACO TCAD software of using ATHENA and ATLAS simulator in order to fabricate the NMOS, extract oxide thickness and see the effect to C-V characteristics. The parameter of gate oxidation such as temperature, HCl and time are being used in order to get the suitable t_{ox} to see the effect to C-V curve. Here, t_{ox} of 10.13nm at time = 11 minutes, and t_{ox} of 10.42nm at time 50 minutes with both HCl = 3% and temperature of 900°C being used for C-V graph .The effect to C'_{ox} will be decreased by 12.3% when t_{ox} is 10.42nm. The low frequency and high frequency is shown in C-V characteristics. As expected, the t_{ox} of 10.13nm produced high capacitance. The defect also can been seen by these C-V curve. In this paper, it shown that there no defects in the C-V characteristics graph and the suitable t_{ox} to be used for NMOS.

TABLE OF CONTENTS

DECLA	RATION	i
DEDICA	TION	ii
ACKNO'	WLEDGEMENT	iii
ABSTRA	ACT	iv
TABLE (OF CONTENTS	V
LIST OF	F FIGURES	ix
LIST OF	TABLES	xii
ABBREV	VIATION	xiii
СНАРТЕ		
INTROD	DUCTION	1
1.1	OVERVIEW	1
1.2	PROBLEM STATEMENT	2
1.3	OBJECTIVES	3
1.4	SIGNIFICANT OF PROJECT	3
1.5	SCOPE OF PROJECT/LIMITATIONS	4
1.6	ORGANIZATION OF THESIS	5
СНАРТЬ	ER 2	
LITERA	TURE REVIEW	6
2.1	THE MOS CAPACITOR	6
2.2	GATE DIELECTRIC	7
2.3	C-V CHARACTERISTICS OF MOS	8
	2.3.1 Accumulation	8
	2.3.2 Depletion	9
	2.3.3 Inversion.	9
2.4	C-V MEASUREMENT OF MOS	9
	2.4.1 LOW FREQUENCY	10

CHAPTER 1 INTRODUCTION

1.1 OVERVIEW

The metal-oxide-semiconductor field-effect transistor or known as MOSFET is the most used semiconductor device today [1]. The basic principle of the device was first proposed by Julius Edgar Lilienfeld in 1925. It is by far the most common field-effect transistor in both digital and analog circuits. With high yield, low cost and dense packaging are considerations that have pushed the MOSFET to the status of the most widely used deviced in information technology hardware. The MOSFET is a device used to amplify or switch electronic signals with fast switching time and most important device for very large scale integrated (VLSI) circuits such as microprocessors [2]. With demand increased for mobile communication and computation, power consumption is a great value to be considered, the MOSFET has become increasingly critical used since it consumes little power [3].

The MOSFET is composed of a channel of n-type or p-type semiconductor material such as silicon, germinium and etc, and is accordingly called an NMOSFET or a PMOSFET and also commonly called as nMOS and pMOS. There are three terminal such as source (S), drain (D) and gate (G). The top layer of the MOS system is the metal, and it is used to form the gate electrode. Central to the functionality is the thin insulating layer, the gate-oxide. Gate oxide layer or known as dielectric is to provide an isolation layer between metal and semiconductor so that there is no current flow between gate and substrate of the semiconductor as shown in Figure 1.1 [1][3].