## 4 BIT FULL ADDER LAYOUT AND ANALYSIS USING LASI AND WINSPICE

This thesis is presented in partial fulfillment for the award of the Bachelor of Electrical Engineering (Hons)

UNIVERSITI TEKNOLOGI MARA



SALAMAH BINTI IBRAHIM Faculty of Electrical Engineering UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM, SELANGOR

## **ACKNOWLEGDMENT**

In the name of Allah S.W.T, I would like to take these opportunities to express a special gratitude to my supervisor Pn.Suhana Sulaiman for this advice and guidance throughout the two semester period when this project took place. My utmost thanks also go to my family, especially my husband, my parents and my family to whom I owe my love and gratitude. I also would like to express my gratitude to my friends, Rahimah Bt Mohd zain @ Ab Razak, Noreza Bt.Esa, Zanariah bt.Sa'an, Suanah Bt.Yem, Umi Kalsom Bt. Ahmad and all the students in KE 29 program semester 10 for their advice towards completing this project. Not forget to my lecturer, En.Karimi Abd. Halim for helping me in troubleshooting the circuits. To all my friends who their name are not mentioned here that have helped and supported me along the way, I thank you from the bottom of my heart. I wish you all the best in life and hope that our friendship will last forever

## **ABSTRACT**

This paper presents a project on the designing the 4 bit full adder layout using LASI software. Design parameters in this project are 5V supply voltage, the technology is 1.0µm from LASI software and also the 2µchip library from LASI software is used. In this project, the tasks are divided into 3 phases. Phase 1 is the construction of each logic gate using the cells that are already in the library in the LASI software. The standard cells in the library are INVERTER, NAND and NOR gate. Phase 2 is the completion of 4 bit full adder by combining each cells in phase 1 by manually connected or used the auto placement & route in LASI 7. Finally, phase 3 is the extraction of the t<sub>rise</sub>, t<sub>fall</sub> and total capacitance.

## TABLE OF CONTENTS

CHAPTER	LIST OF TITLE  DECLARATION		PAGE i
	DEDICATION		ii
	ACKNOWLEDGEMENT		iii
	ABSTRACT		iv
	TABLE OF CONTENTS		v-vi
	LIST OF FIGURES		vii
	LIST OF TABLES		viii
	LIST OF ABBREVIATIONS		ix
1	INTRODUCTION		1
	1.0	Introduction	1
	1.1	Objectives	2
	1.2	Methodology	2
	1.3	Project overview	3
	1.4	Scope of project report	4
2	THEORY OF 4 BIT FULL ADDER		5
	2.0	Theory	5
	2.1	Software development	8
3	RESULT		13
	3.0	Result	13
	3.1	INVERTER gate layout	13
	3.2	NAND gate layout	15
	3.3	NOR gate layout	17
	3.4	XOR gate layout	19
			17

**CHAPTER 1** 

**INTRODUCTION** 

1.0 Introduction

In this project, a 4-bit full adder layout is designed using LASI software. First, an

individual of a hierarchical layout of a half adder, full adder and 4 bit adder using LASI is

drawn. Then the layouts are simulated using SPICE to confirm that each design is

working.

The hierarchical Layout design is done using Lasi.N3X2, P3X2. The basic gates such as

NAND, XOR, Half-Adder, Full-Adder and 4 bit Full Adder layouts are made in

hierarchical fashion using bottom up approach. To analyze each cell, Winspice3. CIR file

is used created by LASI.

Design parameters for this project are:

Supply voltage

:5V

Technology

:1.0 um (2uchip)

Simulation

: Win SPICE

Library

:2uchip (import the standard cells)

1