

TRANSLATION BUFFER DESIGN PROJECT

SHARIFAH NOR BINTI SULAIMAN

**FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA (UiTM)
MALAYSIA**

ACKNOWLEDGEMENT

In the name of Allah The Most Gracious and The Most Merciful

Alhamdulillah thank to Allah S.W.T for giving me a good health and patience in completing this thesis.

I'm grateful to my supervisor Pn. Suhana Binti Sulaiman, for her kindness, support and concern of my Final Year Project KJE554 titled “ Translation Buffer Design Project ”.

An appreciation and thanks to my parents and my friends for patience, support and continuing encouragement.

Thank you,

Sharifah Nor Binti Sulaiman

Faculty of Engineering

Universiti Teknologi Mara (UiTM)

Shah Alam, Selangor Darul Ehsan

April 2004

ABSTRACT

Translation buffers are used in common everyday applications to convert properties of different logic types to be compatible with other logic types.

This project is to design a translation buffer using the CMOS process that allows a 100K ECL logic block to drive 1.5 CMOS chip. A common design tool Pspice was used to analyze the buffer to produce the required specification.

The design translation buffer will be used to fit the schematic below containing the driver ECL and load CMOS.




TABLE OF CONTENTS

Title	i
Declaration	ii -iii
Acknowledgement	iv
Abstract	v
Table of contents	vi – vii
List of figures and table	viii
List of SPICE MOS model parameters	ix

CHAPTER	PAGE
1 INTRODUCTION	
1.1 Introduction	1
2 DESIGN ANALYSIS	
2.1 Analysis to create translation buffer	4
2.2 Simulation for propagation delay time of output buffer	8
3 IMPLEMENTATION USING PSPICE	
3.1 Introduction about SPICE	14
3.2 SPICE simulation for the overall circuit	15
3.2.1 DC Nodal analysis	15
3.2.2 Transient analysis	16
3.2.3 Simulation result at output load ECL	17

INTRODUCTION

1.1 Introduction

The goal of this project is to design a buffer that provides an interface between ECL circuits and CMOS circuit.

Translation buffer are used commonly everyday application to convert properties of different logic types to be compatible with other logic types. For this project, the translation buffer is designed to allow 100K ECL logic block to drive 1.5V CMOS chip.

The objectives of this project is to investigate ratio W/L of CMOS if varies to rise and fall time and analyze the propagation delay of the translation buffer circuit. Certain important characteristics are desired to design translation buffer circuit to achieve high reliability of operation and good balance among performance characteristics.

For this project, an output buffer amplitude levels should be regenerated in passing from the input to the output of a circuit. This requirement apply a voltage transfer characteristic in the general shape as shown in figure 1.