

HIGH SPEED 4-BIT FLASH ADC FOR PIPELINE ADC USING 0.18 μ m CMOS TECHNOLOGY

**Thesis presented in partial fulfillment for the award of the
Bachelor of Engineering (Hons.) Electrical Engineering
UNIVERSITI TEKNOLOGI MARA**



**NURUL DALILA BINTI MOHD AKBAR
FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM SELANGOR
MALAYSIA
JULY 2012**

ACKNOWLEDGEMENT

In the name of Allah, the Most Gracious and the Most Merciful.

All praises and glories to Allah who gave me the courage and patience to carry out this project. Peace and blessings to Prophet Muhammad S.A.W., His companions and those on the path as what He preached upon, might Allah the Almighty keep his blessing and tenders.

Foremost, I would like to express my sincere gratitude to my project supervisor, Miss Ili Shairah binti Abdul Halim for the continuous support of my project, for her patience, motivation, enthusiasm and immense knowledge. Her guidance helped me in all the time of research and writing this thesis.

My sincere thanks also go to Universiti Teknologi MARA (UiTM) for the facilities provided. To all lecturers and staff in Faculty of Electrical Engineering, very big thanks you to all because of their sincerity and patient. My fellow colleagues should be noted for their endlessly support. I would like to extend my gratitude to everyone who has been helping me directly or indirectly throughout this project.

Last but not least, I would like to thank my family for their concern, encouragement and support throughout my life. They are one of the most valuable gifts in my life. I am very thankful because have been surround with people that always give me support and guidance.

Thank you very much.

ABSTRACT

This paper describes a high speed 4-bit Flash Analog to Digital Converter (ADC) for Pipeline ADC. A high speed ADC is obtained by improving the comparator and the encoder design. In this paper, the conventional comparator is replaced with an open loop comparator and the XOR encoder is used as the alternative for non-ROM type encoder. It is implemented in 0.18 μ m CMOS technology. Generally, the Silvaco Electronic Design Automation (EDA) Tools is used for drawing the schematics, do the simulations and designing the layout of the proposed Flash ADC. The simulation results show differential nonlinearity (DNL) and integral nonlinearity (INL) are -0.7~0.3 and -0.5~0.8 respectively. The results also include 1.8V analog input range and 24.2662 mW of power dissipation at maximum sampling frequency of 500MHz with the lowest propagation delay time of 539.61ps.

TABLE OF CONTENTS

CANDIDATE'S DECLARATION	i
DEDICATION	ii
ACKNOWLEDGEMENT	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF FIGURES	viii
LIST OF TABLES	x
LIST OF ABBREVIATIONS	xi
CHAPTER 1: INTRODUCTION	1
1.1 INTRODUCTION	1
1.2 BACKGROUND OF STUDY	2
1.3 PROBLEM STATEMENT	3
1.4 SIGNIFICANCE OF STUDY	3
1.5 OBJECTIVES	3
1.6 SCOPE OF WORK	4
1.7 THESIS ORGANIZATION	4
CHAPTER 2: LITERATURE REVIEW	5
2.1 INTRODUCTION	5
2.1 CMOS	6
2.2.1 MOS Transistor Operation	7
2.3 HIGH SPEED	9
2.4 ANALOG TO DIGITAL CONVERTER (ADC)	9
2.4.1 Pipeline ADC	9
2.4.2 Flash ADC	10
2.5 COMPARATOR	13

CHAPTER 1

INTRODUCTION

1.1 INTRODUCTION

Data conversion circuit plays an important role in high-rate data communications. Analog to Digital Converter (ADC) can be found in almost every modern mixed-signal integrated circuit. This thesis presents the best topology of analog and digital parts are chosen for Flash ADC. For analog part, an open loop comparator topology is used and on the other hand, XOR encoder is used as the best topology for the digital part. The main objective of this project is to design high speed 4-bit Flash ADC using the chosen topologies by using 0.18 μ m CMOS technology. The chosen topologies are proved that have high speed for Flash ADC.

In this project, the proposed Flash ADC design used an open loop comparator which it has a very minimal number of transistor and a XOR encoder to encode the thermometer code to binary code.