# Characterization And Fabrication of 90nm PMOS with strained Silicon using TCAD Silvaco

Mohd Ariff Bin Ab Hamid Bachelor of Electrical Engineering (Hons) Faculty of Electrical Engineering Universiti Technologi MARA, 40450 Shah Alam, Malaysia E-mail: areep85@yahoo.com

Abstract - The paper is looking into the enhancement of conventional 90nm PMOS by using graded silicon germanium layer (SiGe) within the channel and bulk of semiconductor. The performance of conventional 90nm PMOS and 90nm PMOS with silicon germanium layer was compared. A process simulation of Strained Silicon PMOS and its electrical characterization was done using TCAD tool. The analysis focused on Id-Vg, Id-Vd characteristic, and hole mobility changes. The output characteristics were also obtained for Strain Silicon PMOS which showed an improvement of drain current compared with conventional PMOS.

j,

Keyvords: Strain silicon, SiGe, PMOS devices, Simulation

# 1.0 INTRODUCTION

Rapid scaling of MOSFETs drives increasing microprocessors performance and rapid growth of the information technology revolution. The underlying principle behind the revolution is Moore's law. Moore pointed out that reduced cost per function is the driving force behind the exponential increase in transistor density. It is this exponential reduction in cost per function that drives microprocessor performance and growth of the information technology and semiconductor industry. Strained silicon is one of those rare new technologies that enables a fairly dramatic increase in performance with a relatively simple change in starting materials. Proof that transistors fabricate PMOS with strained silicon were faster due to increased electron mobility and velocity was first demonstrated in the mid-1980s. Then, in 1998, researchers showed it would work with leading-edge, sub-100 nm short-channel transistors. Today, companies such as Intel, IBM, Hitachi, AMD and UMC have reported success with strained silicon.

Strained silicon works by growing a thin layer of silicon on top of a layer of silicon germanium. There are two major types of induced strain that can be introduced in CMOS

technologies for carrier mobility enhancement which are biaxial and uniaxial strain. Longitudinal tensile strain (strain along the channel, making it longer) allows holes to move more quickly and smoothly. In biaxial tensile strain, the interatomic distances in the silicon crystal are stretched, generally increasing the mobility of holes making p-type transistors faster [2].

The strained - Silicon is produces by depositing a thin layer of Silicon on an silicon germanium layer onto a Si substrate . The top Si layer is strained at the Si and SiGe interface because lattice of SiGe exerts a strain on the thinner top Si layer, stretching the Si layer slightly. Further, by controlling the amount of Ge in the bottom SiGe layer , the amount of strain produce in the overlying Si Layer can be manipulated.

The atoms in the silicon layer align with those in the slightly larger crystalline lattice of the SiGe (germanium atoms are larger than silicon). Figure 1.2 shows silicon germanium (SiGe) is placing under the silicon crystal. When the SiGe deposited to the silicon crystal, the structure of silicon crystal will strain due to wider distance of SiGe lattice.



Figure 1. Straining silicon requires several epitaxial steps: a SiGe buffer on bulk Si; a relaxed SiGe template on the buffer SiGe; and Si on the relaxed SiGe template, which strains this top layer of silicon.

It was discovered that the lattice mismatch between Si and Ge atoms could be accommodated by a finite degree of lattice distortion. This distortion or strain actually offers the advantage of allowing electrons and holes to move faster. This increase in carrier mobility is attributed to <sup>a</sup> modified Si Band structure that lowers the resistance to electron and holes to movement in the material. The result is increased hole mobility in PMOS and electron mobility in NMOS devices. This leads to an increase in channel drive current and also some reductions in power consumption. [3].

This research is to study the effect of silicon germanium layer in the channel and show the enhancement in drive current due to incorporation of SiGe/Si heterostructure channel. Besides, this research also to investigate the effect of strained Si on hole mobility.

# II. METHODOLOGY

Both strained silicon PMOS with an added SiGe layer and normal conventional PMOS device without SiGe layers process simulation were carried out using ATHENA, Figure I shows the structure of both devices. The simulation process to create the strain silicon PMOS is similar to the conventional PMOS fabrication process. The conventional 90nm PMOS process specification was referred as in Table l.

Table l: Process specification



The fabrication process flow of the conventional 90nm PMOS device was simplified as follow. All this process was simulated in ATHENA:

- Initial substrate is p-type material
- Well oxidation
- Vt adjust implant
- Gate Oxide grow (36.7A)
- Polysilicon formation ( $Lg = 90$ nm)
- Spacer formation ( Nitride thick  $= 0.15 \mu m$ )
- Source Drain Implantation
- Metallization formation

The difference between the Strain Silicon PMOS structure with the conventional structure is that there is added SiGe layer. The Strain Silicon PMOS process specification was referred as in Table 2.

Table 2: Process specification



The Strain Silicon PMOS structure is created with the thickness  $0.010 \mu m$  is deposited on the silicon substrate. Then a silicon germanium (SiGe) layer with the thickness of  $0.015$   $\mu$ m is deposited on the silicon layer, followed by deposition of another silicon layer with  $0.007 \mu m$  thickness to the SiGe layer. After the deposition, strained silicon is created at the channel. The flow chart process of 90nm PMOS with graded SiGe summarized as Figure 2. In Strained Silicon PMOS, the fraction concentration for gemanium content in SiGe chosen to be 0.35 meanings that 35Yo of SiGe consist of germanium material and the dopant impurity of boron to 3el5 atom/cm3. This syntax was included in Athena input file:

"deposit silicon thick{.010 divis:4 c.phos=l el 6' \*deposit sige thick{.015 divis=S c.frac:0.35  $c.$ phos=1e16"

"deposit silicon thick=0.007 divis=4 c.phos=1e16"



É

¢

Figure 2: Flow chart of PMOS with SiGe

Finally, the final structure of the conventional 90nm PMOS and PMOS with SiGe was shown in figure 3(a) and figure 3(b).



Figure 3 (a) Conventional 90nm PMOS



Figure 3 (b) 90nm SiGe

ATLAS was used as device simulator to measure electrical characteristic of each device. In order to find Id-Vg characteristics, Vg was varying from 0V to -1.2V with constant value of Vd that is l00mV.For Id-Vd characteristics, both structures are simulated to ramp the drain voltage, Vds to l00mV when the gate voltage, Vgs is bias to -0.5V, -0.8V and -l.lV V. These two devices tested with the same condition to observe electrical characteristic and differentiate between PMOS SiGe and without SiGe. Then the carrier mobility between PMOS conventional and PMOS using SiGe is compare by using equation below. Hole mobility was calculated based on equation below using saturation current  $Id<sub>sat</sub>$  in Id-Vd curve.

equation (l):

l

a

$$
Id_{sat} = \frac{\mu \operatorname{Cox} W}{2L} (Vgs - Vt)^2
$$

 $\mu$  = mobility hole

## III. RESULTS AND DISCUSSION



Figure 3 : Id-Vg curve for Conventional 9onm PMOS

From the simulation, the drain current, ld versus gate voltage, Vgs curve with a drain voltage, Vds of l00mV for conventional PMOS. The measured threshold voltage was - 0.437378Y with optimized Vt adjust of l.0el8 atoms/cm3 Boron material as illustrated in Figure 3. Ion was measured to be -2.80368e-06A/um while Ioff -3.37684e-12 Num.



Figure 4 : Id-Vg curve for 90nm PMOS SiGe

From the Figure 4, Vth for PMOS using SiGe was reported to be  $-0.228035V$  with lon and Ioff equal to  $-5.87929e-06$ <br>A/um and  $-1.57952e-09$  A/um respectively. The A/um and -1.57952e-09 A/um respectively. The measurement shows that PMOS SiGe provide higher Idmax (Ion) compared to conventional PMOS and higher current leakage (Ioff) during the same test. From the result show that the drain current for Strain Silicon PMOS structure is higher than conventional PMOS. This indicates that the Strain Silicon PMOS has higher drive current compared to conventional PMOS. Meanwhile the extracted threshold voltage are -0.228035V and -0.437378Y for the Strain Silicon PMOS and conventional PMOS respectively. This indicates that the strained PMOS has lower voltage threshold than the conventional PMOS which translates to lower power consumption. This result shows that the silicon under the gate experience compressive stress during ion implantation process source and drain. Essentially SiGe layer will relax the thin silicon as shown in figure 1 which compressive stress was expected to induce by dopant concentration during ion implantation process. Since the thick silicon under the gate experience compressive stress cause the inter-atomic distances are shortened and it allow heavy hole to move easily through the structure . This will increase the mobility of hole and drain current and thus improving transistor switching speed. Differently with NMOS that consist of electron as majority carrier that can increase the drain current when experience tensile strain because the inter-atomic distances of this structure are larger and allow light electron to move faster and improve the performance of NMOS.



a

Figure 5: Id-Vd curve for Conventional 90nm PMOS

Beside that, conventional PMOS structures was simulated to ramp the drain voltage, Vds to l00mV when the gate voltage, Vgs is bias to -0.5V, -0.8V and -l.l V. The simulation results are presented in Figure 5 which represents the graph of the drain current versus the drain voltage. From The simulation, with the test voltage at  $Vg=$ l.lV resulted ldmax to be -1.32052e-05 Aium



Figure 6: Id-Vd curve for 90nm PMOS SiGe

Since Id-Vg curve show the increase of Idmax, same goes to the Id-Vd for the same gate voltage using SiGe as illustrated in Figure 6. This proven with the test voltage at  $Vg=-1.1V$  resulted Idmax to be  $-2.50815e-05$  A/um. From Figure 6, it can be seen that the strained PMOS device has a higher drive current compared to the conventional PMOS. From these results, it is evident that the strained silicon PMOS has a better drive current than conventional PMOS.

Table 3 : Comparison result between conventional 90nm PMOS and PMOS with silicon germanium ( SiGe)

<b>Parameters</b>		Conventional 90nm PMOS	90nm PMOS SiGe
Vth		$-0.437378V$	$-0.228035V$
Ioff $(A/\text{um})$		$-3.37684e-12$	$-1.57952e-09$
Ion $(A/\text{um})$		$-2.80368e-06$	$-5.87929e-06$
Idsat	$Vg=-$ 1.1V	$-1.32052e-05$	$-2.50815e-05$

#### IV. CONCLUSION

In conclusion, after simulated 90nm conventional PMOS and PMOS with SiGe, it can be seen that the Strain Silicon PMOS has a better performance compared to conventional PMOS. This can be shown from the comparison result between both structure in characteristic of each Id-Vg and Id-Vd.The result show that the significant increase of hole mobility and drain current compared to conventional PMOS. It shows that 90nm PMOS using graded silicon germanium on the channel is suitable to improve the performance of PMOS.

## V. FUTURE DEVELOPMENT

In order to improve performance of PMOS, this research will continue to study the electrical characteristics of the strain Silicon PMOS such as the effective mobility enhancement. . Strained silicon is still considered as a new technology and more research is still needed to improve its implementation to the current technology like other technology, the use of SiGe in the source and drain to induce compressive stress in the PMOS channel region.

# ACKNOWLEDGMENT

I wish to thank Dr Fuziah Bt Sulaiman for her willingness to be my supervisors, provide a good information and recommendation in frnish my project. My thank also go to all persons that involve directly and indirect in this project especially to my friends that giving me support and motivation.

## REFERENCES

- [1] Scott E. Thompson, Member, IEEE, Mark Armstrong, A 90nm Logic Technology Featuring Strained-Silicon, VOL. 51, No. 11, November 2004
- [2] Tony Acosta and Sumant Sood Engineering strained silicon looking back and into the future, 2006
- [3] C K Maiti, S Chattopadhyay and L K Bera,"Strained-Si Heterostructure Field Effect Devices",2007.
- [4] Robert Chau, Mark Doczy, Brian Doyle, Suman Datta, Advanced CMOS Transistors in the Nanotechnology Era for High-Performance, Low-Power Logic Applications, 2005.
- [5]. Athena User's Manual

a

- [6]. Atlas User's Manual
- [7] CMOS Nanometer scaling, Dr. Danny Rittman, July 2006
- [S] Els Parton and Peter Verheyen, IMEC, BelgiumStrained silicon — the key to sub-45 nm CMOS, 2001.
- sincon the key to sub-45 hm CMOS, 2001.<br>[9] Mosfet (webpage) http://en.wikipedia.org/wiki/MOSFET (access on  $24/11/2009$ , 4.34 pm).
- [10] PMOS(webpage) http://en.wikipedia.org/wiki/PMOS\_logic (access on 24/11/2009, 5.44 pm).
- [11] Threshold Voltage (webpage) http://en.wikipedia.org/wiki/MOSFET (access on 24/11/2009, 11.16 pm).
- [12] ATHENA Process Simulation Framework, Viewed on 24 November 2009, http://www. silvaco.com/
- [13] EECS 40 Spring, S. Ross, 2003
- [14] The Invention of Uniaxial Strained Silicon Transistors at Intel, Mark Bohr , January 2007
- [15] K. Mistry, Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology.