

# Investigation of Electrical Characteristics of Fully-Depleted SOI Device

Zulhelmi Bin Abu Hasan  
Faculty of Electrical Engineering  
Universiti Teknologi Mara Malaysia  
40450 Shah Alam, Selangor, MALAYSIA  
Email: [helmiz07@yahoo.com](mailto:helmiz07@yahoo.com)

**Abstract** – Investigation of electrical characteristics of fully-depleted SOI (silicon-on-insulator) and bulk-Si n-MOSFET devices in order to compare their electrical characteristics using SILVACO TCAD software was done and presented in this paper. Two specific channel lengths of the device that had been concentrated are 0.5 and 0.35 micron. The comparisons were focused on three main electrical characteristics that are leakage current, threshold voltage and subthreshold voltage. The device structures were constructed using Silvaco-Athena and the characteristics were examined and simulated using Silvaco-Atlas. Results were analyzed and presented to show that the electrical characteristics of fully-depleted SOI devices are better than bulk-Si devices. It has also shown that the fully-depleted SOI device is superior in the submicron region.

**Keywords** – Silicon-On-Insulator, MOSFET, Fully-Depleted, SILVACO

## I. INTRODUCTION

Silicon technologies have progressed faster year to year. The main issue must be concentrate about silicon technologies is how much the silicon devices can be scaled down and what is the effect of reducing the dimension of devices [1]. There are many serious problems for standby power consumption of ultra-large-scale integration (ULSI) circuits when having a silicon metal-oxide semiconductor field-effect transistor (MOSFET) that have gate dimension goes down into the deep submicron region. One of the foremost problems to overcome is the source/drain junction formation technique, which avoid short-channel effects for nano-scale devices [2].

To overcome the problem, a new circuit design techniques has been introduce for a newer technologies such as Silicon-on-Insulator (SOI). SOI refers to placing a thin layer of silicon on top of an insulator, usually silicon dioxide ( $\text{SiO}_2$ ) or known as buried oxide layer (BOX). The research and development on SOI technology have been progressed rapidly since 1998 [3].

Insulator thickness or buried oxide layer (BOX) usually in range between 200nm and 500nm [4]. In SOI structures, the active region of substrate is separate from the main silicon substrate in order to reduce the electrical current leakage of the device. Thus, the area of electrically active silicon can increase the switching speeds of the device [5]. Fig. 1 show cross-section of bulk compared to SOI device [6].

The different between these two substrates is the insertion of insulation layer beneath the devices. Because of that, it gives the result of lower parasitic capacitance and makes faster switching and lower power dissipation [7].




Fig. 1: The structure of bulk-Si and SOI device

The silicon layer thickness typically is from several microns to less than 500 angstrom. MOSFETs fabricated on SOI substrate that having a relatively thin SOI layer is known as fully depleted SOI and for thick SOI layer is known as partially depleted SOI. Usually, for fully-depleted SOI devices, the thickness of silicon is about less than 100nm [5]. The full isolation in SOI device provide many advantages such as the drain-to-substrate capacitance can be neglected due to insulator ( $\text{SiO}_2$ ) that having dielectric constant lower than Silicon [3].

Besides that, SOI can produce lower threshold voltage and steeper subthreshold swing that lower than 60mV/decade and be able to achieve a higher drive current (due to smaller threshold voltage). When the thicknesses of silicon become thinner, it will make the devices more powerful and yield excellent electrical characteristics such as subthreshold swing about 10mV/decade can be achieve and make its suitable for low leakage technology [8]. In SOI technology also, the power consumption may cut nearly by half, with speed improvements 20% to 50% increase in switching speed compared to Bulk-Si devices [4]. Fig. 2 shows the cross section of fully-depleted SOI compared to partially-depleted SOI devices [6]. The key feature of a fully-depleted SOI device is that the depletion region reaches all the way to bottom of the Si film. As a result, the body region is fully depleted, as the name of the device indicates [3].




Fig. 2: The structure of partial-depleted SOI and fully-depleted SOI device

## II. OBJECTIVES

The main objectives of this research are:

1. To investigate the advantages of using SOI in CMOS fabrication compared to bulk CMOS.
2. To study the effect of fully-depleted SOI on leakage current, threshold voltage and subthreshold voltage.
3. To simulate the electrical characteristic of fully-depleted SOI n-MOSFET at 0.35 micron and 0.5 micron of channel length by using SILVACO TCAD software.

## III. METHODOLOGY

The design process of bulk-Si n-MOSFET and fully-depleted SOI n-MOSFET was done by using SILVACO TCAD software. The structure of the devices was simulated using Silvaco-Athena and for simulating the devices electrical characteristics, Silvaco-Atlas was used to plot the graph and extract its electrical parameters.

### A. ATHENA and ATLAS Simulation

ATHENA framework integrates several process simulation modules within a user-friendly environment provided by SILVACO TCAD interactive tools. ATHENA process simulators are used to create the structures of the bulk-Si devices while for fully-depleted SOI devices, ATLAS Syntax was used to create the structures.

In this research, the devices was constructed according to specific recipe and the variable such as temperature, time and impurities dose are varied in order to get acceptable value of electrical parameters. Tonyplot was used to display the structures. To construct the structures, the process involve in ATHENA consist of several step such as diffusion, ion implantation, deposition and etching.

ATLAS is a physically-based two dimensional device simulator. It predicts the electrical behavior of specified semiconductor structures, and provides insight into the internal physical mechanisms associated with device operation. The electrical parameters of the devices that constructed by ATHENA was examined or simulated using

ATLAS. The plot of Id-Vg and Id-Vd curves was generated using Tonyplot. From the plot, the electrical parameters value such as threshold voltage, leakage current and subthreshold voltage was extracted in ATLAS. Fig. 3 shows the flow chart of the simulation.





Fig. 3: Simulation flow chart

## IV. RESULT AND DISCUSSION


### A. Electrical Characteristics of bulk-Si n-MOSFET

Fig. 4 (a) and (b) shows the structures of 0.5 um bulk-Si n-MOSFET and 0.35 um bulk-Si n-MOSFET. The channel length can be observed by looking the length of gate. The channel doping of 0.5 micron structures is  $2.2E12\text{cm}^{-3}$  that has been doped with boron while for drain and source doping concentration is  $5.0E15\text{cm}^{-3}$  that has been doped with

arsenic. For the 0.35 micron structure, the channel doping of is  $7.5E12cm^{-3}$  while for drain and source doping concentration is  $5.0E15cm^{-3}$ . The doping concentrations of the structures have been varied in order to get the optimum value that satisfied all three electrical parameters. The structures were display by contour plot menu that can be observed the net doping of structures.



(a)




(b)


Fig. 4: The Structures of bulk-Si n-MOSFET at different channel length: (a) 0.5 micron (b) 0.35 micron

The plots for the threshold voltage of bulk-Si n-MOSFET at different channel length are shown in fig. 5 (a) and (b). The plots of  $I_d$  versus  $V_{gs}$  was applied with dc bias of  $V_{ds}=0.1$  V and ramp the gate voltage from 0 V to 3 V with a bias step size of 0.1 V.

At 0.5 um channel length, the threshold voltage is 0.65 V while for 0.35 um channel length the threshold voltage is 0.61 V. It shows the threshold voltage was decreased as the device size shrinks.



(a)




(b)


Fig. 5: Threshold voltage of bulk-Si n-MOSFET: (a) 0.5 micron (b) 0.35 micron

The plots for the leakage current of bulk-Si n-MOSFET at different channel length are shown in fig. 6 (a) and (b). The plots of  $I_d$  versus  $V_{ds}$  was applied with dc bias of  $V_{gs}=0.1$  V and ramp the drain voltage from 0 V to 3.3 V with a bias step size of 0.1 V.

At 0.5 um channel length, the leakage current is 20.43 nA/um while for 0.35 um channel length the leakage current is 0.98 uA/um. It shows the leakage current was increased as the device size shrinks.



(a)




(b)


Fig. 6: Leakage current of bulk-Si n-MOSFET: (a) 0.5 micron (b) 0.35 micron

The plots for the subthreshold voltage of bulk-Si n-MOSFET at different channel length are shown in fig. 7 (a) and (b). The plots of  $\log I_d$  versus  $V_{gs}$  with fixed  $V_{ds}$  was applied with bias the drain from 0.025 V to 0.1 V with a bias step size of 0.025 V and ramp the gate voltage from 0 V to 0.1 V with a bias step size of 0.1 V.

At 0.5  $\mu\text{m}$  channel length, the subthreshold voltage is 89.21 mV/decade while for 0.35  $\mu\text{m}$  channel length subthreshold voltage is 101.06 mV/decade. It shows the subthreshold voltage was increased as the device size shrinks.



(a)



(b)

Fig. 7: Subthreshold voltage of bulk-Si n-MOSFET: (a) 0.5 micron (b) 0.35 micron

Table 1 shows the comparison of electrical characteristics of bulk-Si n-MOSFET with different channel length. It shows the decreasing in the threshold voltage and increasing in subthreshold voltage and leakage current of the n-MOSFET as the device size shrinks.


TABLE 1

THE EXTRACTED VALUES OF THE ELECTRICAL CHARACTERISTICS OF BULK-Si n-MOSFET AT DIFFERENT CHANNEL LENGTH


Electrical characteristics	0.5 $\mu\text{m}$	0.35 $\mu\text{m}$
$V_{th}$ (V)	0.652	0.609
$I_{ds\_leakage}$ (A/ $\mu\text{m}$ )	20.43 n	0.98 u
SubVth (mV/decade)	89.21	101.06

### B. Electrical Characteristic of fully-depleted SOI n-MOSFET

Fig. 8 (a) and (b) shows the structures of 0.5  $\mu\text{m}$  of fully-depleted SOI n-MOSFET and 0.35  $\mu\text{m}$  of fully-depleted SOI n-MOSFET. The channel length can be observed by looking the length of gate. The channel doping of 0.5  $\mu\text{m}$  structures is  $1.203\text{E}17\text{cm}^{-3}$  that has been doped with p-type material while for drain and source doping concentration is  $5.0\text{E}18\text{cm}^{-3}$  that has been doped with n-type material. For the 0.35  $\mu\text{m}$  structure, the channel doping of is  $1.36\text{E}17\text{cm}^{-3}$  while for drain and source doping concentration is  $9\text{E}17\text{cm}^{-3}$ . The doping concentrations of the structures have been varied in order to get the optimum value that satisfied all three electrical parameters. Both gate oxide thicknesses structures is 17nm and silicon film thicknesses is 100nm while for insulator (BOX) thickness is 400nm. The substrate of the device has not shown on the structure because of no effect due to insulator above it.



(a)




(b)


Fig. 8: The Structures of fully-depleted SOI n-MOSFET at different channel length: (a) 0.5 micron (b) 0.35 micron

The plots for the threshold voltage of fully-depleted SOI n-MOSFET at different channel length are shown in fig. 9 (a) and (b). The plots of  $I_d$  versus  $V_{gs}$  was applied with dc bias of  $V_{ds}=0.1$  V and ramp the gate voltage from 0.10 V to 1.5 V with a bias step size of 0.1 V.

At 0.5 um channel length, the threshold voltage is 0.49 V while for 0.35 um channel length the threshold voltage is 0.44 V. It shows the threshold voltage of fully-depleted SOI device was decreased as the device size shrinks.



(a)




(b)


Fig. 9: Threshold voltage of fully-depleted SOI n-MOSFET at different channel length: (a) 0.5 micron (b) 0.35 micron

The plots for the leakage current of fully-depleted SOI n-MOSFET at different channel length are shown in fig. 10 (a) and (b). The plots of  $I_d$  versus  $V_{ds}$  was applied with dc bias of  $V_{gs}=0.10$  V and ramp the drain voltage from 0 V to 3.3 V with a bias step size of 0.1 V.

At 0.5 um channel length, the leakage current is 0.34 nA/um and for 0.35 um channel length the leakage current is 94.14 nA/um. It shows that the leakage current fully-depleted SOI was increased as the device size shrinks.



(a)




(b)


Fig. 10: Leakage current of fully-depleted SOI n-MOSFET at different channel length: (a) 0.5 micron (b) 0.35 micron

The plots for the subthreshold voltage of fully-depleted SOI n-MOSFET at different channel length are shown in fig. 11 (a) and (b). The plots of  $\log I_d$  versus  $V_{gs}$  was applied with fixed  $V_{ds}$  at 0.05 V and 0.1 V and ramp the gate voltage from 0.1 V to 1.5 V with a bias step size of 0.1 V.

At 0.5 um channel length, the subthreshold voltage is 79.97 mV/decade while for 0.35 um channel length subthreshold voltage is 87.53 mV/decade. It shows the subthreshold voltage fully-depleted SOI was increased as the device size shrinks.



(a)



(b)

Fig 11: Subthreshold voltage of fully-depleted SOI n-MOSFET at different channel length: (a) 0.5 micron (b) 0.35 micron

Table 2 shows the comparison of electrical characteristics of fully-depleted SOI n-MOSFET with different channel length. It shows the decreasing in the threshold voltage and increasing in subthreshold voltage and leakage current of the fully-depleted SOI n-MOSFET as the device size shrinks.

TABLE 2

THE EXTRACTED VALUES OF THE ELECTRICAL CHARACTERISTICS OF FULLY-DEPLETED SOI n-MOSFET AT DIFFERENT CHANNEL LENGTH

Electrical characteristics	0.5 $\mu\text{m}$	0.35 $\mu\text{m}$
Vth (V)	0.490	0.438
Ids_leakage (nA/ $\mu\text{m}$ )	0.34	94.14
SubVth (mV/decade)	79.97	87.53

### C. Comparison of Electrical Characteristics

TABLE 3

COMPARISON OF THE ELECTRICAL CHARACTERISTICS BETWEEN FD SOI n-MOSFET WITH BULK-Si n-MOSFET AT 0.5 MICRON

Electrical characteristics	FD SOI	BULK-Si
Vth (V)	0.490	0.652
Ids_leakage (nA/ $\mu\text{m}$ )	0.34	20.43
SubVth (mV/decade)	79.97	89.21

TABLE 4

COMPARISON OF THE ELECTRICAL CHARACTERISTICS BETWEEN FD SOI n-MOSFET WITH BULK-Si n-MOSFET AT 0.35 MICRON

Electrical characteristics	FD SOI	BULK-Si
Vth (V)	0.438	0.609
Ids_leakage ( $\mu\text{A}/\mu\text{m}$ )	0.094	0.982
SubVth (mV/decade)	87.53	101.06

Table 3 and 4 shows the comparison of electrical characteristics between fully-depleted SOI n-MOSFET with bulk-Si n-MOSFET. The results show the electrical characteristics of fully-depleted SOI n-MOSFET was better than bulk-Si n-MOSFET. Fully-depleted SOI n-MOSFET has lower threshold voltage compared to bulk-Si n-MOSFET. The SOI device was fully-depleted thus the drain-to-substrate capacitance can be negligible and there is no latch-up occurs. Besides, SOI device have positive body bias of stacked gates because it takes a value between the source and drain biases. These will yield a lower threshold voltage hence improve the switching speed of the devices.

The leakage current of fully-depleted SOI n-MOSFET has smaller than bulk-Si n-MOSFET. This is because the impurities in the  $n^+$  and  $p^+$  regions diffuse deeply into the thin Si film, leaving a p-n junction only at the sidewall of the diffuse area.

Since the body region of fully-depleted SOI devices is fully-depleted, the channel surface potential of fully-depleted SOI ( $\phi_{\text{SFD}}$ ) devices greater than bulk-Si device that yield the subthreshold slope become steeper. This is due to gate-substrate capacitance in fully-depleted SOI devices is comprised of the series connection of  $C_{\text{ox}}$  and the body-depletion-layer capacitance ( $C_{\text{B}}$ ) together with the capacitance ( $C_{\text{BOX}}$ ). This will yield the subthreshold voltage in fully-depleted SOI n-MOSFET become steeper and smaller than bulk-Si n-MOSFET.

According to book title of Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications by Takayasu Sakurai, Akira Matsuzawa and Takakuni Douseki, equation (1), (2) and (3) shows the relationship between channel surface potential, gate voltage

and subthreshold swing,  $S$  which defined as change in gate voltage needed to change the drain current by one decade in subthreshold region.

$$S = \frac{kT}{q} \ln(10) / \frac{\partial \phi_{SFD}}{\partial V_G} \quad (1)$$

$$\phi_{SFD} = \frac{C_{OX}}{C_{OX} + C_{SOI}} \quad (2)$$

Where

$$C_{SOI} = \frac{C_B}{1 + C_B / C_{BOX}} \quad (3)$$

#### IV. CONCLUSION

The comparison of electrical characteristics of fully-depleted SOI n-MOSFET with bulk-Si n-MOSFET was done successfully. Based on the results obtained, it can be concluded that as compared to bulk-Si devices, fully-depleted SOI devices shows the ability to improve the electrical characteristics such as lower threshold voltage, steeper subthreshold swing and lower leakage current.

These are very important which can reduce the power consumption as much as possible to prolong battery life. Besides that, the speed improvement enables produce much greater system performance. Moreover, major reduction in electrical characteristics compared to bulk-Si devices promise to result in faster and faster chips as development is carried forward into the future. However, when scaling continues in SOI devices, the parasitic effects will also appear increasing the leakage current and subthreshold voltage.

Further research can be implementing on Strain Silicon on Insulator devices which combination between SOI technologies with Strain technologies. The combination between two technologies offers more improvement on current drive, faster switching times, lower power consumption and lower voltage operation.

#### ACKNOWLEDGEMENT

The author gratefully acknowledges to all individual who involve directly or indirectly in completing the research successfully.

#### REFERENCES

- [1] N.V.A. Srikanth (013074300 and Bijan Kumar Ghosh (01307905), "Effect of Silicon Thickness on Floating Body Effects"
- [2] Won-ju Cho, Jong-heon Yang, Kiju Im, Jihoon Oh and Seongjae Lee, "Fabrication and Process Simulation of SOI MOSFETs with a 30-nm Gate Length" , Vol.43, No. 5, November 2003, pp. 892-897.
- [3] Takayasu Sakurai, Akira Matsuzawa and Takakuni Douseki, Fully-Depleted SOI CMOS Circuits and Technology for Ultralow-Power Applications published by Springer ,2006.

- [4] Etienne Sicard, Sonia Delmas Bendhia, Advanced CMOS Cell Design published by McGraw-Hill, 2007.
- [5] Hanyang University home page, <http://asmddc.hanyang.ac.kr/research/reference/what%20is%20SOI.pdf>
- [6] Design and Reuse home page, <http://www.design-reuse.com/soi/>
- [7] Rahul Karma, S. S. Rathod and D.R Metha, "Electrical Properties of SOI n-MOSFET at Varios Technological Nodes", Vol.2, No. 37.
- [8] Christian Pignet, Low-Power CMOS Circuits Technology, Logic Design and CAD Tools, published by CRC Press, 2006.
- [9] TCAD WORKSHOP USING SILVACO TCAD TOOLS (Volume 1 and 2), published by SILVACO International.
- [10] Xiangli Li, Stephen A. Parke, and Bogdan M. Wilamowski, "Threshold Voltage Control for Deep Sub-micrometer Fully Depleted SOI MOSFET".
- [11] Fariborz Assaderaghi, Jian Chen, Ray Solomon, Tung-Yi Chan, Ping Keung Ko and Chenming Hu, "Transient Behavior of Subthreshold Characteristics of Fully Depleted SOI MOSFETs", Vol.12, No. 10, October 1991.
- [12] Vishal P. Trivedi and Jerry G. Fossum, "Scaling Fully Depleted SOI CMOS", Vol. 50, No. 10, October 2003.