ANALYSIS OF PIPELINE ADC PERFORMANCES WITH DIFFERENT SAMPLE AND HOLD CIRCUITS

This thesis is presented in partial fulfillment for the award of the Bachelor of Engineering (Hons.) in Electronics Engineering UNIVERSITI TEKNOLOGI MARA (SEPTEMBER 2013 – JULY 2014)



ASMA BINTI MOHD SALLEH FACULTY OF ELECTRICAL ENGINEERING UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM SELANGOR MALAYSIA

ACKNOWLEDGEMENT

First of all, praise is due to the almighty Allah for providing blessing for me to complete this thesis. Without his compassion and mercy I will not be able to overcome the challenges that I had faced during completing this thesis. I am highly indebted to my beloved parent and siblings for their moral and financial support, love and prayers that encourage me to overcome the obstacle to finish this work. I acknowledge with deep appreciation to my supervisor Siti Lailatul Binti Mohd Hassan for her valuable information and guidance throughout the course of this thesis. Last but not least, I would like to take this opportunity to express gratitude to my colleagues who have helped me out with their abilities.

ABSTRACT

This study presents the analysis of pipeline analog-to-digital converter (ADC) with different sample and hold circuit. Pipeline ADC is a device that performs sampling and digitizing of the analog input. The components inside pipeline ADC are sample and hold circuit, comparator, analog adder, gain 2 amplifier and switch. Sample and hold circuit is one of the major contributors to the performances of an ADC. Sample and hold circuit is the most power hungry block that plays a crucial role in pipeline ADC. An appropriate and precise sample and hold circuit is needed in order to optimize the power dissipation of pipeline ADC without affecting its performances. This study focused on the analysis and comparison of the 1 bit pipeline ADC performances using two types of S/H circuits; double buffer S/H and double sampling S/H circuit. The performances of pipeline ADC is measure based on its power consumption and conversion speed. The circuits of pipeline ADC was implemented using 0.18um technology with supply voltage of 1.8V in Silvaco Electronic Design Automation (EDA) tools. Double sampling sample and hold circuit is suitable for pipeline ADC since it consume less power and faster than double buffer sample and hold circuit at high sampling rate or high clock frequency.

TABLE OF CONTENTS

CANDIDATE'S DECLARATION	i
ACKNOWLEDGEMENT	ii
ABSTRACT	iii
TABLE OF CONTENTS	iv
LIST OF FIGURES	vii
LIST OF TABLES	ix
LIST OF ABBREVIATIONS	x
CHAPTER 1: INTRODUCTION	1
1.1 INTRODUCTION	1
1.2 BACKGROUND OF STUDY	3
1.3 PROBLEM STATEMENT	4
1.4 SIGNIFICANCE OF STUDY	4
1.5 OBJECTIVES	5
1.6 SCOPE OF WORK	5
1.7 THESIS ORGANIZATION	5
CHAPTER 2: LITERATURE REVIEW	7
2.1 INTRODUCTION	7
2.2 ADC	7
2.2.1 DELTA SIGMA (Σ - Δ) ADC	7
2.2.2 SUCCESSIVE APPROXIMATION (SAR) ADC	8
2.2.3 PIPELINE ADC	9
2.2.4 CLASSIFICATION OF ADC	10
2.3 SAMPLE AND HOLD OPERATION(S/H)	10
2.3.1 DOUBLE BUFFER (S/H)	12
2.3.2 DOUBLE SAMPLING (S/H)	13
2.4 OPERATIONAL AMPLIFIER (OP-AMP)	13

CHAPTER 1

INTRODUCTION

1.1 INTRODUCTION

Analog to digital converters (ADC) are extremely vital components in many electronic devices that require interfaces with analog signal and digital signal. ADCs are used in communication applications, voice recorder and medical instruments. Since most of the signals in real world are analog signal such as temperature, sound and audio and microprocessor can only access digital signal, thus, these signals are needed to be converted to digital signal so that it can be read, understand and manipulated by microprocessor.



Figure 1.0 Applications, resolution, and sampling rates of ADC [1]

1