FABRICATION AND CHARACTERIZATION OF 130nm NMOS USING SILVACO SOFTWARE

Thesis is present in partial fulfillment for the award of Bachelor (Honors) of Electrical Engineering Universiti Teknologi Mara



MAS FEZAH BINTI LATIB FACULTY of ELECTRICAL ENGINEERING UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM, SELANGOR DARUL EHSAN

ACKNOWLEDGEMENT

All praises be to Allah s.w.t, lord of the universe, the merciful and beneficent to Prophet Muhammad s.a.w, his companion and the people who follow his path.

Firstly, I would like to express my deepest gratitude to my final year project supervisor Mrs Hanim Hussin for her guidance, advice, support and suggestions in the preparation of this thesis. By finished this thesis, it is completely for me to finished my study in Bachelor of Electrical Engineering. Thanks to all lecturers who have thought me along my study in UiTM because of their knowledge I am successful finished this project and thesis.

I am also would like to take this opportunity to thank my parents and my family for their support during studies in UiTM.

Last but not least, I would like to thanks to all my friends that make my life happy, interesting and cheerful along my studies in UiTM. May Allah bless you all.

Thank you.

Mas Fezah Binti Latib, Faculty of Electrical Engineering Universiti Teknologi Mara Shah Alam Selangor Darul Ehsan.

ABSTRACT

This paper presents to find the sequence of dominance for factors that determine the performance of a 130nm technology NMOS transistor. Going to 130nm, requires a lot of changes in the fabrication technique. The supply and threshold voltages will have to continually scale to sustain performance increase, limit energy consumption, control power dissipation, and maintain reliability. ATHENA and ATLAS module of SILVACO software are the tools used in simulating the fabrication and also simulating the electrical performance of the transistors. The parameters under investigation were the threshold voltage (V_{TH}) value, I_D -V_D and I_D -V_G relationships. The data produced from the experiments were used to determine the sequence of dominance for the factors involved in the transistor's abovementioned characteristics. From the experimental results, it was shown that the dopant implantation dosage at the source/drain active area contribute the most in determining the V_{TH} value and also for determining the I_D-V_G relationship. This is followed by the dosage for V_{TH} adjustment implantation, the dielectric thickness and lastly the dosage of the halo implantation. However, there is no clear pattern found in determining the I_D-V_D relationship.

TABLE OF CONTENT

| CHAPTER | TITLE | PAGE |
|---------|-----------------|------|
| | DECLARATION | ii |
| | ACKNOWLEDGEMENT | iv |
| | ABSTRACT | V |

CHAPTER 1 INTRODUCTION

| 1.1 | Perspective Follow History | 1 |
|-----|----------------------------|---|
| 1.2 | Research Objectives | 3 |
| 1.3 | Scope and Organization | 3 |
| 1.4 | Thesis Outline | 4 |

CHAPTER 2 LITERATURE REVIEW

| 2.1 | CMOS Technology Overview | | |
|-----|--------------------------|--|----|
| 2.2 | Scalin | g Transistor | 5 |
| 2.3 | Scalin | g Effect on the Regime Submicron | |
| | 2.3.1 | Short Channel Effect | 7 |
| | 2.3.2 | Drain-induced Barrier Lowering | 9 |
| | 2.3.3 | Punch-through | 11 |
| | 2.3.4 | Hot electrons | 12 |
| | 2.3.5 | Gate Oxide Tunneling | 13 |
| 2.4 | Techn | ology Innovation Fabrication Submicron | 13 |
| | 2.4.1 | Channel Engineering | 14 |
| | | 2.4.1.1 Retrograde Channel Doping | 14 |
| | | 2.4.1.2 Halo Doping | 17 |
| | | | |

CHAPTER 1

INTRODUCTION

1.1 PERSPECTIVE FOLLOW HISTORY

Over the past decades, the MOSFET has continually been scaled down in size, typical MOSFET channel lengths were once several micrometers, but today's integrated circuits are incorporating MOSFETs with channel lengths of about a tenth of a micrometer. Until the late 1990s, the size reduction resulted in great improvement to MOSFET operation with no deleterious consequences. Historically, the difficulties with decreasing the size of the MOSFET have been associated with the semiconductor device fabrication process. For more than 30 years, the integrated circuit (IC) industry has followed a steady path of constantly shrinking device geometries and increasing chip size. This strategy has been driven by the increased performance that smaller devices make possible and the increased functionality that larger chips provide.

Together, these performance and functionality improvements have resulted in a history of new technology generations every two to three years, commonly referred to as "Moore's Law". Each new generation has approximately doubled logic circuit density and increased performance by about 40% while quadrupling memory capacity.