

ANALYSIS AND OPTIMIZATION OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND SYSTEMS

This project thesis is presented in partial fulfilment for the award of the
Bachelor in Electrical Engineering (Honours)

**UNIVERSITI TEKNOLOGI MARA
MALAYSIA**



KHAIRUL ANUAR BIN ABDULLAH

Faculty of Electrical Engineering

UNIVERSITI TEKNOLOGI MARA

40450 Shah Alam

Selangor Darul Ehsan

ACKNOWLEDGEMENTS

All praises be to mighty Allah S.W.T., the Most Gracious, Most Merciful and Most Beneficent for giving me strength and blessing throughout the entire research and completion of this project. Peace upon our Prophet Muhammad S.A.W. who has given light to mankind.

Firstly, I would like to convey my deepest gratitude and appreciations to my project supervisor, Puan Maizan Mohammad for his patience and invaluable suggestion, guidance and advice for the completion of this project.

I also would like to thank to my parent for their support and understanding to me in order to do this project. Without them, I would never to finish-up this project. Lastly, not forget to all who has been involved directly or indirectly in this project. Thank you. May Almighty Allah bless and reward them for their generosity.

ABSTRACT

This project presents an analysis for single stage Ultra-wideband CMOS Low Noise Amplifier interfacing interstage matching inductor cascade inductive source degeneration. Cadence SpectraRF design tool is used in the analysis and to optimize the simulation gain and noise performance base on transistor size and inductor. The LNA was analysed using Siltera 0.18 μ m CMOS technology for a 3 to 5 GHz ultra-wideband system.

By carefully optimization of the size of transistor and inductor, it can increase the overall broadband gain while maintaining a low level of noise figure. The LNA UWB achieved stability factor's more than 1, power gain +11.27dB and noise figure of 2.15 dB at frequency 4.5GHz. For the S-parameter analysis the bandwidth is 2.8 – 5.1 GHz with input (S11) and output matching (S22) below than -2.25 dB and -1.4 dB respectively.

TABLE OF CONTENTS

ITEMS	PAGE
DECLARATION	i
DEDICATION	ii
ACKNOWLEDGEMENTS	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF FIGURES	vii
LIST OF TABLES	ix
LIST OF SYMBOLS	x
LIST OF ABBREVIATIONS	xii
CHAPTER 1:INTRODUCTION	1
1.0 Background of Study	1
1.1 Problem Statement	2
1.2 Research Objective	3
1.3 Scope Of work	4
1.4 Thesis Organization	5
CHAPTER 2:LITERATURE REVIEW	
2.1 Introduction	6
2.2 Low Noise Amplifier	7
2.21 Need a Low Noise Amplifier	8
2.3 Ultra-Wideband Systems	9
2.3.1 Specification of UWB	10
2.3.2 Application of UWB	
2.4 CMOS LNA topology	11
2.4.1 The Distributed Amplifier	11
2.4.2 Resistive Shunt Feedback Amplifier	13
2.4.3 LC Matching and Filtering Amplifier	17
2.4.4 Propose Topology CMOS LNA	19
2.4.5 Comparison Base on the Each Topology LNA	21

CHAPTER 1

INTRODUCTION

1.0 BACKGROUND OF STUDY

The LNA function plays an undisputed importance in the receiver design. Its main function is to amplify extremely low signals without adding noise, thus preserving required signal to noise ratio of the system at extremely low power levels. Additionally, for large signal levels, the LNA amplifies the received signal without introducing any distortions, hence eliminating channel interference. Proper LNA design is crucial in today's communication solutions. Due to complexity of the signals in today's digital communications, additional design considerations need to be addressed during a LNA design procedure. For this project, an ultra-wideband Low Noise Amplifier (LNA) is designed by concentrating on the interstage inductor cascade amplifier. The analysis on the gain and noise is important in optimize the ultra-wideband LNA. In addition, S-parameter analysis was done properly in design the low noise amplifier.




Figure 1.1: Block diagram of Low Noise Amplifier for Ultra-wideband System.