

**FAILURE MECHANISM OF SILICON GERMANIUM (SiGe)
TECHNOLOGY ON 90nm PMOS**

This project is presented in fulfillment for award of the Bachelor of Electrical
Engineering (Hons)



MOHD ALWI BIN PAWET

2006824793

B. ENG (Hons.) ELECTRICAL

Faculty of Electrical Engineering

UNIVERSITI TEKNOLOGI MARA (UiTM)

Shah Alam, Selangor Darul Ehsan.

ACKNOWLEDGEMENT

Alhamdulillah, with blessed of Allah S.W.T, finally this final project complete successfully. Without His bless this project might not complete on time.

Thanks to all my supervisors, Mrs. Puteri Sarah Mohamad Saad, Mr. Ahmad Sabirin Zoolfakar and Miss Lyly Nyl for their very helpful advices, encouragement and also opinion in completing this final project. For Mrs. Puteri Sarah, thanks a lot for your willingness to be my supervisor and be a good advisor. Special thanks to Mr. Ahmad Sabirin that always give me the good answers for all my questions and a lot of knowledge you share with me. For Miss Lyly, thousand of thanks for giving me this opportunity by doing this research. All yours contribution really means a lot on me.

Thank you to my beloved parent and family that support me throughout the process in completing this final project. They have been a wonderful source of support, inspiration and encouragement during my education and they deserve much credit for whom I am today.

My appreciation also goes to all lectures, friends, and/or anyone whom I referred. Thanks to you all. May your life always blessed by Allah.

Finally, to the authors, researchers, or anyone that have create a good journal, web site, or other material that I used as reference in my final Project. Thanks to you all.

ABSTRACT

This research was conducted to study the effect of strain silicon on 90nm PMOS using graded silicon germanium (SiGe). By introducing graded silicon germanium layer under the gate oxide, the performance of conventional 90nm PMOS and 90nm PMOS with silicon germanium layer was compared. The analysis focused on Id-Vg, Id-Vd characteristic, and hole mobility changes. TCAD SILVACO simulator was used to simulate the device process and electrical characteristic of 90nm PMOS structure. The final result shows that, biaxial strain silicon decreased the drive current on 90nm PMOS structure to 35% observed from test gate voltage of -0.5V. The results were obtained from ATHENA and ATLAS simulator.

TABLE OF CONTENTS

DECLARATION	i
ACKNOWLEDGEMENT	ii
ABSTRACT	iii
TABLE OF CONTENTS	iv
LIST OF FIGURE	vi
LIST OF TABLE	vii
ABBREVIATION	viii
CHAPTER 1	
INTRODUCTION	
1.1 OVERVIEW	1
1.1.1 History of MOSFET	1
1.1.2 Scaling the MOSFET	2
1.1.3 Strain Technology	3
1.2 RESEARCH OBJECTIVES	5
1.3 SCOPE OF WORK	5
1.4 STRUCTURE OF THESIS	5
CHAPTER 2	
LITERATURE REVIEW	7
2.1 OVERVIEW	
2.2 BASIC OPERATION OF PMOS	7
2.2.1 Modes of operation	8
2.3 STRAIN SILICON TECHNOLOGY	10
2.3.1 Types of strain silicon engineering	10
2.4 SHORT CHANNEL EFFECT	13

CHAPTER 1

INTRODUCTION

1.1 OVERVIEW

Semiconductor industry has experience the rapid revolution of increasing density transistors in a single chip. This revolution is leading by the scaling of the channel length and this scaling rate still obeying the Moore's Law. While the prediction is the rule of following trends for future development, lot of novel technology being implant to the MOSFET (Metal-Oxide-Semiconductor Field Effect Transistor) to sustain its reliability. One of those novel technologies is SiGe on CMOS construction. It is known in decade that SiGe will increase the drive current of MOSFET caused of the characteristic of that material. In this thesis the issues in enhancing the performance of MOSFET will be discussed.

1.1.1 History of MOSFET

Over the past 40 years, a lot of effort studying the electrical and performance of semiconductors has been done and still continued. Since then, much innovation in scaling the transistors which has led to the present day MOSFETs. The density of transistors increases double in 2 years according to the Dr Gordon Moore that is known as Moore's Law. Moore's law is possible because the transistor size decreases exponentially over time. Moore pointed out that reduced cost per function is the driving force behind the exponential increase in transistor density. It is the exponential reduction in cost per function that drives microprocessor performance and growth of the information technology and semiconductor industry. Figure 1.1 shows the historical feature size reduction during the past three decades and the start of the nanotechnology era for the microelectronic industry as feature size moves from deep submicrometer to nanometer scale.