

CLOCK GATING TECHNIQUES USING 0.18 μm CMOS TECHNOLOGY

**Thesis presented in partial fulfillment for the award of the
Bachelor of Electrical Engineering (Hons.)
UNIVERSITI TEKNOLOGI MARA**



**MUHAMMAD SYAFIQ BIN AB RAHIM
FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM SELANGOR
MALAYSIA
MAY 2011**

ACKNOWLEDGEMENT

In the name of Allah S.W.T, the most gracious, most merciful, and all the praised to lord of universe and peace be open to His messenger Muhammad, the last prophets. I am very gratitude to the Allah Almighty for the strength, wisdom, patience, motivation, creativity and ability bestowed upon to complete this project.

My sincerest appreciation must be extended to my project supervisor. This project cannot be possibly done without Mdm Siti Lailatul bt Mohd Hassan with her commitment and comments. She also gives guidelines, ideas and feedback for all steps from the beginning until the end of the project to meet the requirements of the marking schemes. The most memorable for me was spending hours with her to share knowledge and thought and I look forward to see her again in near future.

This work has been carried out in Microelectronic laboratory, Faculty of Electrical Engineering Universiti Teknologi MARA, Shah Alam, Malaysia. I am very thankful to the Universiti Teknologi MARA for the facilities provided and others in order to complete this project.

Last but not least, to my family for giving me encouragement and morale support, they also provide me financial support that I need most upon complete this project. I also like to thank all of my friends for their comment, helps and courage.

Thank you very much and may Allah bless you always.

ABSTRACT

This thesis presents a study of clock gating techniques using 0.18um CMOS technology. The objective of this paper is to study the speed of the clock gating technique. Another objective of this paper is to study the power consumption of the clock gating technique. Today's consumer demands more functionality, energy efficient device and optimized power device. In order to optimize power of a device the simplest control technique is to shut off the clock of the sequential block of the device when there is no function required from that section for some duration. In synchronous digital circuit the clock net is responsible for significant part of power dissipation (up to 40%) [1]. Clock gating is the most common technique used for optimization and improving efficiency but still it leaves one question how efficiently design is clock gated [2]. The simulation results are derived using SILVACO EDA tool, the schematic design and simulation are using the Gateway SILVACO EDA tool. The results show that the AND gate clock gating technique give overall better performance with 299.57ps for the propagation delay, 470.19pW power dissipation and average power of 0.002511W.

TABLE OF CONTENTS

Content	Page
CANDIDATE'S DECLARATION	i
DEDICATION	ii
ACKNOWLEDGEMENT	iii
ABSTRACT	iv
TABLE OF CONTENTS	v
LIST OF FIGURES	vii
LIST OF TABLES	ix
ABBREVIATIONS	x
CHAPTER 1 :INTRODUCTION	
1.1 INTRODUCTION	1
1.2 BACKGROUND OF STUDY	1
1.3 PROBLEM STATEMENT	2
1.4 SIGNIFICANCE OF STUDY	2
1.5 OBJECTIVE	3
1.6 SCOPE OF WORK	3
1.7 THESIS ORGANIZATION	3
CHAPTER 2 :LITERATURE REVIEW	
2.1 INTRODUCTION	5
2.2 CLOCK GATING TECHNIQUES	5
2.2.1 AND gate clock gating	6
2.2.2 NOR gate clock gating	6
2.2.3 Latch based clock gating	7
2.3 AND GATE	8
2.4 NOR GATE	9
2.5 LATCH	
2.5.1 History	10
2.5.2 What is Latch	10
2.6 D-LATCH	11

CHAPTER 1

INTRODUCTION

1.1 INTRODUCTION

This thesis presents the study of clock gating techniques. There are several techniques of clock gating that can be used. The purpose of this project is to design the clock gating techniques by using 0.18 μ m CMOS technology. The main design consideration was the speed and power consumption of the clock gating techniques and also to determine which technique can give high speed and low power consumption.

1.2 BACKGROUND OF STUDY

Today's consumer demands more functionality, energy efficient device and optimized power device. In order to optimize power of a device the simplest control technique is to shut off the clock of the sequential block of the device when there is no function required from that section for some duration.

In synchronous digital circuit the clock net is responsible for significant part of power dissipation (up to 40%) [1]. The challenge of improving power by adding clock gating is knowing where and when to insert clock gating. Clock gating is the most common technique used for optimization and improving efficiency but still it leaves one question how efficiently design is clock gated [2].