SYNTHESIS OF TRANSISTOR- CHAINING ALGORITHM FOR CMOS CELL LAYOUT USING EULER PATH

Thesis presented in partial fulfillment for the award of the Bachelor of Electrical Engineering (Hons.) of Mara Institute of Technology

Sukri Bin Hanafiah A 2155061
94107732
Faculty of Electrical Engineering
MARA Institute of Technology
40450 Shah Alam
Selangor Darul Ehsan

CONTENTS			page
List (of Figu	ıre	i
List of Table			ii
Acka	owleg	dement	iii
Abstract			iv
СНА	PTER	11	
1.0			
СНА	PTER	12	
2.0	МО	S Transistor	2
	2.1	CMOS Logic	4
		2.2.1 The Inverter	4
		2.2.2 The NAND Gate	6
		2.2.3 The NOR Gate	10
	2.3	The Layout problem	13

.

Acknowledgement

I would like to express my appreciation for those who help me, give the suggestions and ideas especially to my adviser En Zulkifli Abd. Majid who guide me from the beginning of this project and En Kamal Zamli who spend some of his precious time helping me in the programming.

I also like to thank individuals who whether directly or in directly for supporting me in this project, especially to Mr Azizi Misnan and her friend Miss Nurasyikin Ismail for their ideas and to be someone that I can turn to when there is problem especially in programming. Friends who always encourage, kind and helpful during two and half years study. In addition, I appreciate the kindness and friendships of the lectures of the Electrical Engineering Department.

Without their help I could never finish up this course. Thank you.

ABSTRACT

The objective of this project is to build Optimal Layout of CMOS Functional Arrays IC standard cell design. Firstly, this report is discussed about the Optimal Layout of CMOS Functional of CMOS functional array.

Optimal Layout is the layout of the arrangment of CMOS transistor with the implementation of a random logic functional on an array of CMOS transistor. After discussing about the introduction (the basic of CMOS transistor), we will discuss how to create the Optimal layout of CMOS Functional Array with the minimum separation based on euler path method. The euler's path it using pseudo input and Heuristic algorithm to find the minimum interlace.

The comparison between euler's path and Bipartite graph Algorithm [14] will be made at the end this of this report to see which one give optimal chaining.

1.0 INTRODUCTION

As the CMOS VLSI technology [1] and the cell based layout methodology get popular, the automatic layout generation of a CMOS function cell becomes very important and attracts attentions from many VLSI/CAD researches.

In this report, it is proposed that a fast algorithm for the problem of chaining the transistor pairs using minimum number of chains. Input to the algorithm is a CMOS schematic circuit which has equal number of P-type and N-type transistor at transistor level. Output from the algorithm is a minimum set of chain can be realised using only one P-type diffusion strip and N-type diffusion strip once.

By grouping the transistors into pairs with each pair consisting a type and N-type transistor and then model the possible abutments between the pairs using euler's path. Heuristic algorithm is used to find a maximum set of edges which correspond to a maximum number of realisable abutments.