# DESIGN AND ANALYSIS OF MULTIPLE PATHS TRACE BACK AND RECONSTRUCTION MODULE FOR DNA SEQUENCE ALIGNMENT ACCELERATOR USING ASIC DESIGN FLOW

A project report submitted in partial fulfilment of the requirements for the award for the Bachelor of Engineering (Hons) Electrical.



NURUL AIN BT HUSAINI Faculty of Electrical Engineering

Universiti Teknologi MARA

40450 Shah Alam, Selangor

MALAYSIA

### ACKNOWLEDGEMENT

In the name of Allah S.W.T, the Most Gracious, Most Merciful and The Most Beneficent who has opened to us the path of knowledge and granting me the propensity and potency to complete this research and thesis. First and foremost, I am thankful to my supervisor, Cik Siti Lailatul Mohd Hassan, whose guidance, support and enabled me to complete this thesis. I would also like to thank Encik Abdul Karimi Halim, Cik Syazilawati Mohamed and Encik Syed Abdul Mutalib Al Junid who has advised me throughout this research for this thesis. To my parents, brothers and sisters who have supported me with their love and prayers that have encouraged me in making this thesis a reality. Special thanks go to my friends of Electrical Engineering Faculty, UiTM for sharing their thoughts and opinion in making this thesis a success. Lastly, I offer my regards and blessings to all of those who supported me in any respect during the completion of my study and research in UiTM. Thank You.

# ABSTRACT

Bioinformatics is the analysis of biological information using computers and statistical techniques. Smith Waterman (S-W) algorithm for sequence alignment is one of the main tools of bioinformatics. It is used for searches and alignment of similarity sequence. This paper presents a novel approach and Analysis of Multiple Paths Trace Back and Reconstructions Module for DNA sequence alignment accelerator using ASIC design flow. The first objective is to construct the trace back and reconstruction module of the S-W algorithm with the multiple blocks and the functionality for each block. Second objective is to perform the timing analysis and third objective to implement the design using ASIC flow. The design was developed in VerilogHDL coding, simulated and synthesized using Xilinx ISE 12 and then re-implemented using Synopsys ASIC Tools implies the timing diagram and analyzes using the Design Compiler and Integrated circuit compiler to produce the layout. Resulted from Xilinx simulator and VCS expressed the output produced in single clock cycle for each blocks. As the conclusion the design is actually fully function for each block of Trace Back and Reconstruction.

# TABLE OF CONTENTS

ACKNOWLEDGEMENT	i
ABSTRACT	ii
LIST OF FIGURES	iii
LIST OF TABLES	v
LIST OF ABBREVATIONS	vii
INTRODUCTION	1
1.1 BACKGROUND OF STUDY	1
1.2 PROBLEM STATEMENT	3
1.3 OBJECTIVES	3
1.4 SCOPE OF WORK	4
1.5 RESEARCH METOHDOLOGY	4
1.6 THESIS ORGANIZATION	5
LITERATURE REVIEW	6
2.1	
INTRODUCTION	5
2.2 DEOXYRIBONUCLEIC ACID (DNA)	7
2.2.1 Importance of DNA	
2.3 DNA SEQUENCE ALIGNMENT	9
2.4 GLOBAL METHOD	10
2.4.1 Advantages of Global Alignment	
2.5 LOCAL ALIGNMENT	12
2.5.1 Advantages of Local Alignment	
2.6 SMITH WATERMAN ALGORITHM	13
2.6.1 Matrix Filling	14
2.6.2 Trace Back and Reconstruction	15
SUMMARY	17
METHODOLOGY	
3.1 INTRODUCTION	18
3.2 METHODOLOGY OF RESEARCH	19
3.3 DESIGN OF PROPOSED TECHNIQUE	19

### CHAPTER 1

## **INTRODUCTION**

## **1.1 BACKGROUND OF STUDY**

All the cells of an organism consist of some kind of genetic information and carried by a chemical known as the deoxyribonucleic acid (DNA) in the nucleus of the cell [1,2,3]. DNA is stored as a code made up of four chemical bases, which are adenine (A), guanine (G), cytosine (C) and thymine (T). Variations in our DNA sequences give us individual fingerprints, useful for identification and for the establishment of relationships. The use of DNA analysis as evidence in criminal trials is now well-established [4].

Cluster technique is one of the techniques for running sequencing analysis on a general purpose microprocessor, but it required more than one general purpose microprocessor [2]. By improving the cluster technique, the new parallelism with divide and conquer technique for Field Programmable Logic Array (FPGA) implementation was introduced [2].