

# **8T SRAM WITH DIFFERENT TYPE OF SENSE AMPLIFIER**

By

**IDALAILAH BINTI DAYAH**

This thesis is submitted in partial fulfillment of the requirement for the Bachelor of  
Electrical Engineering (Hons.) Electronics

Submitted to:

**FACULTY OF ELECTRICAL ENGINEERING**

**UNIVERSITI TEKNOLOGY MARA**

## ACKNOWLEDGEMENT

Assalamualaikum w.b.t.

First of all, we would like to Thank Allah for giving us the strength and easiness to complete this Final Project.

The most important person that we like to thank is our supervisor Puan Siti Lailatul Binti Mohd Hassan to help us and support us since the project Proposal until the Final Project. Without her, we do not know how to make this project. And also to all our EE210 lecturers', thanks for their guidance and the knowledge they gave about this project.

We also want to thank to our family for their support and in terms of financial to complete the project. And not to forget to our friends that also help us in many ways from the starting until we finish the project.

Last but not least, congrats and thanks to the group member for the cooperation, commitment and efforts in order to ensure this project successful.

Thank you.

## ABSTRACT

In this paper, it presents the 8T SRAM by using different type of sense amplifier which is voltage-mode sense amplifier (VMSA) and current-mode sense amplifier (CMSA) stored data. The objectives of this research is to identify which one of these sense amplifier has the most high speed, less delay, and low power dissipation and also has the smallest cell area in layout. Sense amplifiers are one of the most critical circuits in the periphery of CMOS memories. This plays an important role to reduce the overall sensing delay and voltage. Earlier voltage mode sense amplifiers are used to sense the data it sense the voltage difference at bit and bit lines bar but as the memory size increase the bit line and data line capacitances increases. The software that will use for simulation is SILVACO EDA which is Gateway and Expert for layout by using 0.18um technology. The results show that the CMSA has high speed which is has delay 36-46% performed better than VMSA, and low power dissipation is 5-15% compared to VMSA. But, VMSA has the better cell area where it has 31.50% smaller than CMSA and the DRC and LVS for both layouts is shows with no error and equivalent. All the objectives are achieved and it shows that the CMSA has more advantages compare to VMSA and it is suitable for high speed performance and low power circuitry.

## TABLE OF CONTENTS

<b>CHAPTER</b>	<b>TITLE</b>	<b>PAGE</b>
	<b>DECLARATION</b>	
	<b>DEDICATION</b>	
	<b>ACKNOWLEDGEMENT</b>	iv
	<b>ABSTRACT</b>	v
	<b>TABLE OF CONTENTS</b>	vi
	<b>LIST OF TABLES</b>	viii
	<b>LIST OF FIGURES</b>	ix
	<b>LIST OF FLOWCHARTS</b>	x
	<b>LIST OF ABBREVIATIONS</b>	xi
	<b>LIST OF SYMBOL</b>	xii
<b>CHAPTER 1</b>	<b>INTRODUCTION</b>	<b>1</b>
	1.0 8T SRAM	1
	1.1 Sense Amplifier	3
	1.1.1 Current Mode Sense Amplifier	5
	1.1.2 Voltage Mode Sense Amplifier	5
	1.2 Software	6
	1.3 Problem Statement	8
	1.4 Objective	8
	1.5 Scope of Work	8
	1.6 Organizational of Project	9
<b>CHAPTER 2</b>	<b>LITERATURE REVIEW</b>	<b>10</b>
	2.0 SRAM	10
	2.1 6T, 7T, 8T SRAM	11
	2.2 Layout 8T, 10T-S, 10T- D	12
	2.3 Comparison Sense Amplifier	16
<b>CHAPTER 3</b>	<b>METHODOLOGY</b>	<b>20</b>
	3.0 Flow Chart Of The Design	20
	3.1 Block Diagram	22

## CHAPTER 1

### INTRODUCTION

#### 1.0 8T SRAM

Technology and supply voltage scaling continues to improve the logic circuit delay with each technology generation. However, the speed of the overall circuit is increasingly limited by the signal delay over long interconnects and heavily loaded bit-lines due to increased capacitance and resistance[1].

Static Random Access Memory (SRAM) is a type of semiconductor volatile memory (RAM) which keeps its data until the power is turns OFF. SRAM will store the binary logic bits '1' or '0'. It consists of an array of memory cells along with the row and column circuitry. SRAM has design to fill two needs that are to provide direct interface with CPU at speeds not achievable by DRAMs and to replace DRAMs in systems that require very low power consumption. The stability and area of SRAM need to be concern in designing SRAM cell. SRAM cell must be able to write and read data and keep it as long as the power is applied. The main challenge in designing SRAM cell is to ensure that the circuitry holding the state is weak enough to be overpowered during a write, and still strong enough to be not disturbed during read operation.

SRAM represents a large portion of the chip, and it is expected to increase in the future in both portable devices and high-performance processors. To achieve longer battery life and higher reliability for portable application, low-power SRAM array is a necessity [2].