

8-BIT SUCCESSIVE APPROXIMATION REGISTER ANALOG-TO-DIGITAL (SAR ADC) LOGIC DESIGN

ZUHAILA ABDUL HALIM
Faculty of Electrical Engineering
UNIVERSITI TEKNOLOGI MARA
40450 Shah Alam, Selangor
Malaysia

A dissertation submitted to the Faculty of Electrical Engineering, Universiti Teknologi MARA in partial satisfaction of the requirements for the degree of Bachelor in Electrical Engineering (Hons) (Electronics)

ACKNOWLEDGEMENT

First of all, I would like to express my sincere thankfulness to my thesis supervisor, Puan Fazlida Hanim bt. Abdullah for her guidance, patience, encouragement and support during my thesis progress.

I would also like to thank Dr. Azilah Saparon and Puan Puteri Sarah for their time in proofing my thesis.

Finally, my greatest thanks go to my family. I would like to thank my parents and my fellow friends for their patience, support and love throughout my life.

ABSTRACT

This thesis presents the design of a 8-bit Successive Approximation Register (SAR) logic of SAR ADC in a HP 0.5 μ m SCN3M Complementary Metal Oxide Semiconductor (CMOS). The architecture of SAR logic consists of 3 modules which are shift register, register low-to-high and code register. From this architecture, the performance specification in terms of power consumption, resolution and speed are measured.

The architecture is implemented by using the full custom design approaches. The design starts with the schematic entry followed by simulation for characterization purpose and validation.

The power consumption of 3.59mW with resolution of 8-bit was achieved through simulations of the design. The speed was 125kHz with the supply voltage of 5V. The delay was measured in terms of clock cycle time because the layout of the architecture was not designed in this thesis. The conversion time and conversion rate was 8 μ s and 1MS/s respectively.

TABLE OF CONTENTS

Title	i
Declaration	ii
Acknowledgement	iii
Abstract	iv
Table of Contents	v
List of Figures	vii
List of Tables	viii
Abbreviation	viii

CHAPTER	PAGE
1. INTRODUCTION	1
1.1. Introduction	2
1.2. Objective	2
1.3. Scope of Work	3
1.4. Organization of the Thesis	3
2. LITERATURE REVIEW	3
2.1. Analog-to-Digital Converters (ADC)	4
2.1.1. Basic Concepts of Analog-to-Digital Conversion	4
2.1.2. Performance Measurements of ADCs	5
2.1.3. ADC Architectures	7
2.1.4. Successive Approximation Register (SAR) ADC	8
2.2. SAR Logic	12
2.2.1. Performance Metrics	12
3. DESIGN METHODOLOGY	15
3.1. Flowchart of the Project	16
3.2. Flowchart of a Design	17

CHAPTER 1

INTRODUCTION

1.1. Introduction

The successive-approximation register analog to digital (SAR ADC) is one of the most popular approaches for implementing Analog-to-Digital converters, due to its reasonably quick conversion time, yet moderate circuit complexity. A SAR ADC applies a binary search algorithm to progressively determine the closest digital value that matches an analog input signal. A basic block diagram for an 8-bit SAR ADC consists of a comparator, Digital to Analog Converter (DAC) and successive-approximation register (SAR).

1.2. Objective

The objective of this project is to design 8-bit SAR ADC logic using TANNER S-EDIT in a HP 0.5 μ m SCN3M CMOS Technology. Design approach used in the project is full custom. The characteristics of SAR ADC using the designed SAR logic is to be obtained which are power consumption, resolution, speed, conversion rate and conversion time.

The 8-bit SAR logic goes to each register bit starting with the most significant bit (MSB), sets it to 1 and receives input from comparator. The input decides whether or not to keep it at 1, and goes on to the next lower bit. The processing of each bit takes one clock cycle, so that the total conversion time for an 8-bit SAR ADC will be 8 clock cycles. This conversion time will be the same regardless of the value of analog voltage. This is because the SAR logic must process each bit to see whether or not a 1 is needed.