

**INVESTIGATION OF Si₃N₄ CAPPING LAYER AND EMBEDDED
SiGe EFFECT ON 90 nm CMOS DEVICES**

This thesis is presented in partial fulfillment for the award of Bachelor (Honors) of Electrical
Engineering Universiti Teknologi Mara



**NORLINA BINTI MOHD ZAIN
FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM
SELANGOR DARUL EHSAN**

ACKNOWLEDGEMENT

All praises be to Allah s.w.t, lord of the universe, the merciful and beneficent to Prophet Muhammad s.a.w, his companion and the people who follow his path.

Firstly, I would like to express my deepest gratitude to my final year project supervisor Mrs Hanim Hussin for her guidance, advice, support and suggestions in the preparation of this thesis. By finished this thesis, it is completely for me to finished my study in Bachelor of Electrical Engineering. Thanks to all lecturers who have thought me along my study in UiTM because of their knowledge I am successful finished this project and thesis.

I am also would like to take this opportunity to thank my parents and my family for their support during studies in UiTM.

Last but not least, I would like to thanks to all my friends that make my life happy, interesting and cheerful along my studies in UiTM. May Allah bless you all.

Thank you.

ABSTRACT

This thesis highlights the effect of Si_3N_4 capping layer, embedded SiGe in the source/drain and SiGe layer on the bottom of the strained silicon for strained-silicon technology effect on 90 nm Complementary Metal Oxide Semiconductor (CMOS) performance focusing on threshold voltage and drain current parameters. Strained silicon is used to increase saturated NMOS and PMOS drive currents and enhance electron mobility. Compressive strain is introduced by two techniques strained in the PMOS channel using SiGe such as uniaxial strained and biaxial strained. Tensile strain is introduced in the NMOS channels by using a post silicon-nitride capping layer. ATHENA and ATLAS simulators were used to simulate the fabrication process and to characterize the electrical properties respectively. It can be concluded that NMOS strained technology having high tensile stress improve by 46.9% drain current. PMOS strained technology having compressive stress using biaxial strained PMOS improve 16.4% while uniaxial strained PMOS improve 21.4%. The strained technology were the best on 90 nm for CMOS device is combination of Si_3N_4 film tensile strain for NMOS and uniaxial compressive strain for PMOS.

TABLE OF CONTENTS

CHAPTER	TITLE	PAGE
	DECLARATION	ii
	APPROVAL SHEET	iii
	ACKNOWLEDGEMENT	iv
	ABSTRACT	v
	TABLE OF CONTENTS	vi
	LIST OF FIGURES	x
	LIST OF TABLES	xiii
	LIST OF ABBREVIATIONS	xiv
CHAPTER 1	INTRODUCTION	
	1.1 Background of Study	1
	1.2 Objectives of Project	2
	1.4 Scope of Project	3
	1.5 Thesis Outline	3
CHAPTER 2	LITERATURE REVIEW	
	2.1 Introduction of Strained-Silicon Technology	4
	2.1.1 Silicon Nitride (Si ₃ N ₄) Capping Layer	6
	2.1.2 Silicon Germanium (SiGe)	8
	2.1.2.1 Uniaxial Strained PMOS	9
	2.1.2.2 Biaxial Strained PMOS	12

CHAPTER 1

INTRODUCTION

1.1 BACKGROUND OF STUDY

According to Moore's Law, Sir Gordon Moore predict that the number of transistor is going in the trend of doubling every two years. Due to the increasing number of transistor in a chip, thus each transistor size is decreasing geometrically, reducing the cost yet increase the speed.

After more than three decades of continued progress in CMOS devices technology, especially aggressive scaling in the last few years, the CMOS scaling is now approaching the fundamental limits. In the nanometer regime, stress from standard process steps such as source/drain doping introduces significant stress in the channel of MOSFETs. With the continuing reduction of device dimensions, the impact of process-induced stress on device performance is becoming increasingly important. Besides scaling, several innovative mobility enhancement techniques are being attempted to maintain the CMOS performance improvement.

Mobility enhancement is important to improve the device performance without performing device scaling. It has been shown that the introduction of a compressive and tensile stress in the silicon (Si) channel can improve the mobility hole and electron and in turn increase the n- and p-MOSFET drive currents.