

FINAL YEAR PROJECT REPORT
ADVANCED DIPLOMA IN ELECTRICAL ENGINEERING (ELECTRONIC)
SCHOOL OF ENGINEERING, ITM

STATUS MONITORING THROUGH TELEPHONE LINE

BY :
MOHAMMAD ZULKIFLI BIN GHAPAL
MOHD. JALAL BIN AMRAN

JUNE 1987

A report submitted to the School of Engineering,
Institute of Technology, MARA, Shah Alam, in partial
fulfillment of the requirements for the Advanced
Diploma in Electrical Engineering (Electronics)

Signed:

Mohammad Zulkifli bin Ghapal
(Student)

Signed:

Mohd. Jalal bin Amran
(Student)

Date: 15/6/87

Approved:

Ir. N. Selvanathan
(Project Advisor)

Date: 16/6/87

Signed:

Date:

Signed:

PREFACE

This report is written based on the final year project undertaken by the authors. In this report, the project details are explained and discussed with block diagrams and schematic diagrams..

The theories of each subject matter are also included, where necessary. The explanations are made as simple as possible for ease of understanding. It must be said that basic knowledge of digital and linear electronics is necessary, to appreciate the materials in this report.

We acknowledge with gratitude the help and advice given to us by our project advisor, Mr. N. Selvanathan. It was our great fortune to have him supervising us because he always had time to hear and helped solve our problems during the course of the project.

Special thanks to the staff of Electronics and Digital laboratory, specifically En. Muda and Puan Zabedah, for the use of their laboratory equipments.

Finally, thanks to all our colleagues, who had contributed directly or indirectly to the success of our project.

Mohammad Zulkifli bin Ghapal

Mohd Jalal bin Amran

TABLE OF CONTENTS

	Page
Preface.....	i
Table of Contents.....	ii
CHAPTER ONE : INTRODUCTION.....	1
1.1 Background.....	1
1.2 How the system works.....	2
CHAPTER TWO : CONTROLLER.....	5
2.1 Specification.....	5
2.2 Schematic Diagram.....	6
2.3 Ring Detector.....	7
2.4 Memory Unit.....	8
2.5 Dial Tone Detector.....	9
CHAPTER THREE : TONE DECODER.....	11
3.1 Introduction.....	11
3.2 Phase Locked Loop.....	11
3.3 Designing the Tone Decoder.....	13
3.4 Design formula.....	15
CHAPTER FOUR : SEQUENTIAL DECODER.....	18
4.1 Introduction.....	18
4.2 Schematic Diagram.....	18
4.3 Operation.....	19
CHAPTER FIVE : STATUS CHECKER/ENCODER.....	22
5.1 Introduction.....	22
5.2 Multiplexer.....	23
5.3 The Counter.....	25
5.4 Tone generating circuit.....	27

CHAPTER SIX : THE USER END.....	33
6.1 Introduction.....	33
6.2 Operation.....	33
CHAPTER SEVEN : DISCUSSION.....	36
CHAPTER EIGHT : CONCLUSION.....	39
REFERENCES.....	41
APPENDICES	
A : Data Sheets, Phase Locked Loop NE 567.....	42
B : Clare dry reed relays.....	52
C : 7432 Quad 2-Input OR gate.....	53
D : 7408 Quad 2-input AND gate.....	54
E : 74147 10 line to 4 line priority encoder.....	55
F : 7476 Dual JK flip-flop.....	59
G : LM555 timer.....	61
H : 4051 CMOS analog multiplexer/demultiplexer.....	67
I : MC14410 2-of-8 tone encoder.....	71
J : 7493 4 bit binary counter.....	75
K : 4N33 opto coupler/isolator.....	81
L : Schematic diagram of receiver end.....	85
M : Components list.....	87