

**INVESTIGATION OF STRESS EFFECT TECHNOLOGY ON ELECTRICAL
CHARACTERISTICS OF 90nm CMOS DEVICES**



**RESEARCH MANAGEMENT INSTITUTE (RMI)
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM, SELANGOR
MALAYSIA**

BY :

**HANIM BINTI HUSSIN
AHMAD SABIRIN BIN ZOOLFAKAR
ROSMALINI BINTI AB KADIR**

JANUARY 2011

Contents

1. Letter of Report Submission.....	iii
2. Letter of Offer (Research Grant)	iv
3. Acknowledgements.....	v
4. Enhanced Research Title and Objectives.....	vi
5. Report.....	1
5.1 Proposed Executive Summary.....	1
5.2 Enhanced Executive Summary.....	2
5.3 Introduction	3
5.4 Brief Literature Review.....	4
5.5 Methodology	7
5.6 Results and Discussion	9
5.7 Conclusion and Recommendation	12
5.8 References/Bibliography	13
6. Research Outcomes.....	14
7. Appendix.....	16

3. Acknowledgements

Alhamdulillah, worship to Allah for giving us the courage and patience to complete this project.

We would like to thank Prof. Dr. Titik Khawa Ab. Rahman (Dean, Faculty of Electrical Engineering), Prof. Madya Dr. Habibah Hashim (Deputy Dean Research and Industrial Collaboration, Faculty of Electrical Engineering) and En. Uzer Mohd Noor (Chair of Centre for Electronic Engineering Studies) for their support and guidance in the development in this research.

Special thanks to Norlina Binti Mohd Zain and Abu Hudzaifah Bin Baharom (Final Year Project Student, 2010, Faculty of Electrical Engineering) for their contribution towards the completion of this research.

Last but not least, financial support from Research Management Institute, Universiti Teknologi MARA is gratefully acknowledged for the successfulness in the implementation of this research.

4. Enhanced Research Title and Objectives

For the implementation of this research, no significant changes in the report from previous proposal since the research is mainly focus on simulation using SILVACO TCAD TOOL.

5. Report

5.1 Proposed Executive Summary

The implementation of this research is to find a solution for CMOS devices problems related to hot carrier effect due to advanced technology node where the devices are scaled in nano-region. Stress effect or known as strained silicon technology is capable to increase performance of CMOS devices in terms of the mobility of electrons and holes. This can significantly increased the performance of integrated circuits whereby CMOS devices are widely used. Four fabrication methods are identified for the purpose of this research which consist of shallow trench isolation, silicide, silicon nitride capping layer and embedded silicon germanium effect. All this fabrication techniques will be implemented in simulation using SILVACO TCAD tool. The CMOS devices under study will be 90nm CMOS devices. The results will be in the formed of device structure from fabrication process and characterization of the stressed CMOS devices.