

DESIGN OF LOW POWER HIGH SPEED 1-BIT FULL ADDER

NORLAILI ZAKIAH BINTI ZAKARIA

**FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
MALAYSIA**

ACKNOWLEDGEMENT

In the name of Allah S.W.T and with the deepest sense of my heartfelt gratitude to HIM, the one that given me the strength and ability to complete this project successfully as it is today.

It is a pleasure to thank those who made this thesis possible especially to my project supervisor; Assoc. Prof. Kartini Salam for her vital encouragement and invaluable support throughout the preparation and completion of this project. My gratitude goes out as well to Mr Zainal Abu Kassim and Miss Intan Zazalinda Aizuddin for their crucial guidance and precious suggestion that assists me to better understand the concept of this project.

Lastly I wish to thank my beloved parents, Zakaria Bin Osman and
and to all my friends, whose enthusiasm, interest and support in this project have given me the motivation to realize this achievement.

ABSTRACT

Full adder is one of the important elements in microelectronics design. In view of the fact that 1-bit full adder is the building block of most modules, therefore by improving 1-bit of full adder cell will lead to improvement of the whole system. In this paper, a 1-bit full adder cell is implemented by using gate diffusion input (GDI) XOR and XNOR gates architecture technique. This technique is used because of its benefits in reducing the power consumption, delay and the size of digital circuits. The whole simulation for a 0.18 μm technology will be carried out by using Silvaco EDA tools.

TABLE OF CONTENT

CHAPTERS	TITLE	PAGE
	DECLARATION	ii
	ACKNOWLEDGEMENT	iii
	ABSTRACT	iv
	LIST OF FIGURES	vii
	LIST OF TABLES	viii
	ABBREVIATIONS	viii
1	INTRODUCTION	
	1.1 Background Study	1
	1.2 Project Overview	2
	1.3 Project Objectives	4
	1.4 Project Scope	5
2	LITERATURE REVIEW	
	2.1 Introduction	6
	2.2 Previous Work	7
3	IMPLEMENTATION STYLE	
	3.1 Introduction	16

CHAPTER 1

INTRODUCTION

1.1 Background Study

The demand of portable and complex digital applications has been increased rapidly from the last few decades. This issue has led numerous research efforts to take into account few constraints that are very important with the intention of improving the VLSI systems such as power consumption, performance, area, driving load capability and reliability. [1-10]

Full adder is one of the most critical parts of each processor, which is used in arithmetic logic unit (ALU), digital signal processing (DSP), floating-point unit, image and video processing, and for address generation in case of memory access or cache. In recent years, many researchers are eager to propose several kinds of different logic styles for realizing the 1-bit full adder cell since the addition operation is extensively used in the arithmetic function. Enhancing 1-bit of full adder cell will enhance the overall system because 1-bit adder cell is the building block of all these modules. [1-5]

There are two major approaches in order to improve the full adder cell performance. One is the architecture viewpoint whereby it requires analyzing the longest critical paths in the multi-bit adders and reducing the total critical path delay by shortening the path. The other approach is circuit design viewpoint on the transistor level whereby the designer proposed high performance adder core based on transistor level. [1, 4]