

**SIMULATION STUDY OF 4-BIT AND 8-BIT
KOGGE STONE PARALLEL PREFIX ADDER CIRCUIT
CHARACTERISTICS USING SILVACO**

Thesis presented in partial fulfilment for the award of

Bachelor of Electrical Engineering (Hons)

Universiti Teknologi MARA



SITI ROHAYA BT YA'ACOB @ SELAMAT
FACULTY OF ELECTRICAL ENGINEERING
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM
MAY 2011

ACKNOWLEDGEMENT

In the name of Allah, the Most Gracious, Most Merciful, I would like to take this opportunity to express my greatest gratitude for giving me the strength and patient upon completing this project.

I would like to thankful to my supervisor, Encik Syed Abdul Mutalib Al-Junid for his guidance, support and patience as well as advices that is very useful towards completing this project. The supervision and support that he gave truly help the progression and smoothness of this project.

Last but not least, I would like to appreciate and infinitely grateful to my parent, Ya'acob and my families for the non-stop providing me the support and encouragement each time when I needed them.

ABSTRACT

This paper describes the design of Radix-2, Radix-3 and Radix-4 of 4-bit and 8-bit Kogge Stone Parallel Prefix Adder (KSPPA) architecture. The objective is to study and investigate the effects of these different radix to the various characteristics of KSPPA in terms of logical depth, number of transistors used, propagation delay, and average power consumption. The simulation study is carried out by Gateway SILVACO EDA Tools software and the design is mapped for a 0.18 μ m CMOS technology with 1.8V of supply voltage. The result shows that for 4-bit KSPPA, the Radix-4 is the best design while Radix-2 is the worst design, as Radix-4 reduced logical depth by 50%, reduced transistors used as much as 23%, 3% faster, and lower average power consumption by 1.2%. Then for 8-bit KSPPA, Radix-3 is the best design while Radix-2 still the worst design, as Radix-3 reduced logical depth by 50%, reduced transistor used as much as 18%, 9% faster, and lower average power consumption by 6.6%.

TABLE OF CONTENTS

DECLARATION iii

ACKNOWLEDGEMENT iv

ABSTRACT v

TABLE OF CONTENTS vi

LIST OF FIGURES ix

LIST OF TABLES xi

LIST OF ABBREVIATIONS xii

CHAPTER 1: INTRODUCTION

1.1 Background of Study 1

1.2 Problem Statement 3

1.3 Objective of Project..... 4

1.4 Scope of Works 5

1.5 Thesis Overview..... 6

CHAPTER 2: LITERATURE REVIEW

2.1 Introduction 7

2.2 Parallel Prefix Adder..... 7

2.2.1 Brent-Kung 9

2.2.2 Sklansky 9

2.2.3 Kogge-Stone 9

2.2.4 Han-Carlson 9

2.2.5 Knowles 10

2.2.6 Ladner-Fischer 10

2.2 Different Radix Design 12

CHAPTER 1

INTRODUCTION

1.1 Background of Study

In electronics, an adder is a digital circuit that performs addition of numbers. The most common adders operate on binary numbers. There are two types of adder that are; half adder and full adder. A half adder is a logic circuit that performs one-digit addition. It requires two inputs, A and B and the output produced are the sum S and carry-out Cout [1]. The truth table and circuit for half adder is shows in Table 1.1 and Figure 1.1 respectively. A full adder is a logical circuit that performs an addition operation on three one-bit binary numbers often written as A, B, and C_{in} . The full adder produces a two-bit output sum typically represented with the signals C_{out} and S [1]. A full adder can be implemented simply by joining two half adder by an OR gate. The truth table and circuit for full adder is shows in Table 1.2 and Figure 1.2 respectively.

Table 1.1. Truth table of half adder

Input		Output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




Figure 1.1. Full circuit of half adder
[2]