

STUDY OF 4-BIT PIPELINE FLASH ANALOG TO DIGITAL CONVERTER USING 0.18 μ m CMOS TECHNOLOGY

Thesis is submitted and presented in fulfillment of requirement for the

Bachelor of Engineering (Hons) in Electronic

Universiti Teknologi MARA



NORHAFIZI BIN ISHAK

2009655862

FACULTY OF ELECTRICAL ENGINEERING

UNIVERSITI TEKNOLOGI MARA

40450 SHAH ALAM

SEPTEMBER 2013

ACKNOWLEDGMENT

In the name of Allah, The Most Generous and The Most Merciful. With the deepest sense of gratitude to Allah the Almighty for giving me strength and ability to complete my final year project and thesis.

My deepest gratitude is expressed to my supervisor, Madam Wan Rosmaria Binti Wan Ahmad for all the guidance, support and advice provided to me throughout the final year project.

Last but not least, I am also would like to express my appreciation to my beloved family, friends and anybody who are involved directly or indirectly for their support and devices during completing my final year project.

Thank you.

ABSTRACT

In this paper, effect of pipelining in 4 bit flash ADC is investigated. By adding latch staging in decoder circuit, it can improve the accuracy and meta-stability error of output signal of the flash ADC. Two stages comparator that has high speed, high level accuracy and non-compensation is used. The output of comparator is generated in form of thermometer code will be converted to binary code in decoder stage. Effect of load capacitor to the comparator stage also will be analyzed. Small value of capacitor will lead to short time transition of state, mostly because of charge and discharge of the capacitor. LTSPICE is used to design the circuit and simulate the flash ADC circuit to produce waveform of flash ADC. Based on the waveform generated, the meta-stability error of the output waveform will be analyzed. The proposed pipeline flash ADC will produce less meta-stability error than conventional flash ADC. The binary code of the conversion of input analog signal also will be analyze and tabulate.

TABLE OF CONTENTS

CHAPTER	PAGE
DECLARATION	v
ACKNOWLEDGRMENT	vi
ABSTRACT	vii
TABLE OF CONTENTS	viii
LIST OF FIGURES	xi
LIST OF TABLES	xii
LIST OF ABBREVIATION	xiii
CHAPTER 1 INTRODUCTION	1
1.0 INTRODUCTION	1
1.1 PROJECT BACKGROUND	1
1.2 PROBLEM STATEMENT	3
1.3 OBJECTIVE	4
1.4 SCOPE OF WORK	5
1.5 ORGANIZATION OF PROJECT	6
1.6 SUMMARY	7
CHAPTER 2 LITERATURE REVIEW	8
2.0 INTRODUCTION	8
2.1 FLASH ADC	8
2.2 COMPARATOR STAGE SCHEMATIC	11
2.3 FLASH ADC DECODER CIRCUIT	12
2.4 4-BIT PIPELINE FLASH ADC DECODER SCHEMATIC	13

CHAPTER 1

INTRODUCTION

1.0 INTRODUCTION

In this chapter, the project background, problem statement, objective, scope of works and organization of project will be discussed in this chapter. Understanding about those components is very important to do this research and obtain the correct analysis.

1.1 PROJECT BACKGROUND

Commercial flash analog to digital converter appeared in instruments and modules on year 1960s and 1970s[1]. It expended very quickly during 1980s. The monolithic 8-bit flash ADC became an industry standard in digital video application. Today, the flash ADC is used in many devices such as application include digital telephones transmission, cordless phones, medical imaging, sensors, frequency modulator, demodulator and many more. All of them require high performance parameters. Consequently, different applications may require different topologies of converter[2].

Comparator circuit is very important and also the key in circuit of flash ADC architecture and strongly influences the performance of flash ADC. High degree of