MOSFET MODELING WITH SPICE

This thesis presented in partial fulfillments for the award of the Bachelor of Electrical Engineering (Honours)

UNIVERSITY TEKNOLOGI MARA



SUHANA BINTI JALALUDDIN

Faculty of Electrical Engineering UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM SELANGOR

ACKNOWLEDGEMENT

In the name of Allah s.w.t., the Most Gracious, Most Merciful and Most Beneficent, I pray for the blessings endowed upon me and provide me perseverance and patience throughout the period of my research and he preparation of my project.

I owe many people many things for the help and guidance throughout this project. Deep appreciation to my project advisor, Pn. Norulhuda Bt. Abd Rasheid, who patiently read my draft and result, and whose suggestions, and editorial expertise gave this project its present shape. For her willingness to advise, motivate, teach, her patience, and her friendship, a special dept of gratitude is expressed to her. I owe her high standards lifelong obeisance.

I would also like to express my thanks to Pn. Wan Fazlida Hanim Bt. Abdullah for their time and help in completing my project. Also for her guidance and motivation on SPICE circuit simulator, support and expectations throughout the study.

I would like to my sincere gratitude and heartfelt thanks to my beloved parent, En.

Jalaluddin B. Saaban and for their understanding, support and love in nurturing me to be who I am today. Also to En. Azlan B. Kamarudin, for their suggestions, moral support, idea and assistance in completing this project.

Lastly but not least, thousand of thank to all my friends for their idea, understanding and support, which has been a constant source of strength, provided useful advice to me.

Thank you so much. May ALLAH bless to all of you.

Suhana Binti Jalaluddin
Faculty of Electrical Engineering
UNIVERSITI TEKNOLOGI MARA
Shah Alam Selangor

ABSTRACT

This project report is about the study of MOS Field Effect Transistor (MOSFET) characteristic for various channel length. In this project, the characteristic of n-channel enhancement-type MOSFET will be examined. Simulation Program with Integrated Circuit Emphasis (SPICE) circuit simulator is used to analyze the current-voltage characteristics of MOSFET for various channel length. Other parameters in the SPICE MOSFET model use the default values. The switching speed of the devices can also be calculated. The focus of this project is on LEVEL 1 and LEVEL 2 MOSFET model.

CONTENTS

CHAPTER				PAGE
	DECLARATION			i
		ACKNOWLEDGEMENT		
	ABSTRACT			ii iii
	CONTENTS			iv
	LIST OF FIGURES			vii
	LIST OF TABLES			ix
	LIST OF SYMBOLS			x
	LIST OF ACRONYMS			xii
1	MOS TRANSISTOR			
	1.1	1 Introduction		
	1.2	MOSFET Structure		1
	1.3	MOSFET Operation and Characteristic		3
	1.4	Threshold Voltage		6
		1.4.1	Threshold Voltage with Device Length and	7
			Width	
	1.5	Small-Signal Behavior		7
	1.6	Device Speed		9
	1.7	MOSFET Length and Width Definition		10
		1.7.1	Effective or Electrical Channel Length	10
		1.7.2	Effective or Electrical Channel Width	11
2	SPICE			
	2.1	1 Introduction		13
	2.2	Using PSPICE		13
	2.3	Element Statements		
		2.3.1	Resistor	14
		2.3.2	Capacitor	14
		2.3.3	Inductor	14

CHAPTER 1

MOS TRANSISTOR

1.1 Introduction

The MOS Field Effect Transistor (MOSFET) is the fundamental building block of Metal Oxide semiconductor (MOS) digital integrated circuits. The basic structure and the electrical behavior are examined for nMOS (n-Channel MOS) transistor that is used as the primary switching device in virtually all circuits' applications. The characteristics of n-channel enhancement-type MOSFET will be examined in detail. A brief description on small-signal behavior and the switching speed of the devices. Also the definitions of effective channel length end width.

1.2 MOSFET Structure

The basic structure of n-channel enhancement-type MOSFET is shown in Figure 1.1. A MOS transistor which has no conducting channel region at zero gate bias is called an enhancement-type or enhancement-mode MOSFET. This four-terminal device consist of a p-type substrate, in which two n+ diffusion regions, the drain and the source, are formed. The surface of the substrate region between the drain and the source is covered with a thin oxide layer, and the metal (or polysilicon) gate is deposited on top of this gate dielectric. The two n+ regions will be the current-conducting terminals of this device. Note that the device structure is completely symmetrical with respect to he drain and source regions; the different roles of these two regions will be defined only in conjunction with the applied terminal voltages and the direction of the current flow.

A conducting channel will eventually be formed through applied gate voltage in the section of the device between the drain and the source diffusion regions. The distance between the drain and the source regions is the *channel length* L, and the lateral extent of the channel (perpendicular to the length dimension) is