NMOS GATE LENGTH SCALING FOR 0.13µm USING SILVACO TCAD TOOLS

Thesis is presented in partial fulfillment for the award of the Bachelor of Engineering (Honors) in Electrical Engineering UNIVERSITI TEKNOLOGI MARA



AZLINAWATI BINTI MOHD HUSAIN Faculty of Electrical Engineering UNIVERSITI TEKNOLOGI MARA 40450 SHAH ALAM SELANGOR, MALAYSIA

NOVEMBER 2006

ACKNOWLEDGEMENT

Bismillahir Rahmanir Rahim

Firstly, all praises be to Allah S.W.T., in the name of ALLAH the Most Gracious and the Most Merciful, for the strength and blessing me throughout the entire research and completion of the thesis.

Secondly, I would like to express my thanks and appreciations to my Project Supervisor, Puan Shafinaz Sobihana Shariffudin for her time, effort, guidance, comment and constant encouragement for making this project successfully done.

My sincere and deepest thanks to all my friends especially to Rismawati Johari and Haslina Mezalan, my colleagues, lecturers, staff of the Faculty of Electrical Engineering for their help and discussions offered.

Last but least, I am grateful to my family for their understanding, courage, love and support for me in completing this thesis.

ABSTRACT

1

1

()

This project is about down sizing the size of gate length of NMOS (n-channel MOSFET). The NMOS gate length is reduced from 0.18µm to 0.13µm. In order to reduce the size, the design process is based on the scaling factor rules. This process is done by using appropriate doping profile and oxide thickness according to the channel length in order to improve the device performance. This process is design for 0.13µm NMOS transistor with $L_{gate} = 0.131\mu m$ and $L_{eff} = 0.00765\mu m$. The threshold voltage, V_T obtained was -0.1V and the drain current of $107\mu A/\mu m$ was obtained at $V_D=V_G=2.5V$. The design device is characterized for on-state and off-state performance. Electrical parameter extraction is done to develop this process which can be used in future circuit designs.

Silvaco TCAD Tools is used to simulate the process and analyze the electrical characteristics curve of the scaled NMOS. The study is about the results that will indicate the characteristics and effects of the reduction of gate length that brings to the impact of devices. The design process and design simulation is carried out using Silvaco's simulator tools Athena and Atlas.

TABLE OF CONTENTS

CHAPTER

PAGE

| DECLARATION | iii |
|-----------------------|------|
| DEDICATION | iv |
| ACKNOWLEDGEMENT | v |
| ABSTRACT | vi |
| TABLE OF CONTENTS | vii |
| LIST OF FIGURES | X |
| LIST OF TABLES | xii |
| LIST OF ABBREVIATIONS | xiii |

INTRODUCTION

| 1.1 | Overview | 1 |
|-----|---------------------|---|
| 1.2 | Objective | 2 |
| 1.3 | Scope of Project | 2 |
| 1.4 | Structure of Thesis | 3 |

SEMICONDUCTOR DEVICE THEORY

| 2.1 | N – Channel MOSFET | | | |
|-----|----------------------------------------|-------------------------------|----|--|
| 2.2 | DC Characteristics and Operating Modes | | 5 | |
| | 2.2.1 | Linear Regions | 6 | |
| | 2.2.2 | Saturation Regions | 6 | |
| 2.3 | Scalin | g | 8 | |
| | 2.3.1 | Scaling Trends | 8 | |
| | 2.3.2 | Scaling Rules | 10 | |
| | 2.3.3 | Scaling Effects | 11 | |
| | | 2.3.3.1 Drain Induced Barrier | | |
| | | Lowering (DIBL) | 11 | |
| | | 2.3.3.2 Subthreshold Voltage | 13 | |
| | | 2.3.3.3 Punch Through | 14 | |

1

CHAPTER 1

INTRODUCTION

1.1 **OVERVIEW**

For the past 30 years, transistor scaling has been the primary factor for driving CMOS performance improvement. Approaching the fundamental limits of transistor scaling drives the industry and research community to actively search for alternative materials and new device architectures to boost the performance. A large part of the success of the CMOS transistor is due to the fact that it can be scaled to increasingly smaller size. As CMOS integrated circuit technology advances, the main focus of scaling the MOSFET is with respect to scaling the gate length. The advantages of scaling the gate length include an increase in the drain current, a decrease in gate area of the minimum sized transistor, both of which lead to improve circuit speed and thirdly an increase in the density of devices per chip.

Adjusting a fabrication process and the bias voltages to allow proper operation of reduced-sized devices is one of the constant pursuits of fabrication process engineering. The adjustment in achieving the small dimensions depends on the aspects of a given process should be optimized for applications.

In this design, a silicon N-type MOSFET gate length has been reduced from 0.18μ m to 0.13μ m through a combination of gate oxide and thickness and junction depth scaling. There are several approaches to device scaling. One of the approaches for maintaining the long-channel behaviour is to simply reduce all dimensions and voltages by scaling factor, κ . This approach is known as constant-field scaling. Besides that, the performance characteristic such as the curves of V_{D} , V_{GSs} V_T and I_D will be discussed to maintain the trend of performance improvement. In performing the fabrication simulation process, the TCAD