

SIMULATION OF DOUBLE STACK DIELECTRIC

MOS CAPACITOR

FARHATASYA BT AMRAN

THIS THESIS IS SUBMITTED IN PART FULFILLMENT OF THE REQUIREMENT FOR THE DEGREE BACHELOR OF ENGINEERING (HONS) ELECTRONIC

FACULTY OF ELECTRICAL ENGINEERING UNIVERSITI TEKNOLOGI MARA MALAYSIA

JULY 2013

ACKNOWLEDGEMENT

First of all, I would like to acknowledge my supervisor, Mr Azrif Bin Manut. He has been a great mentor to me with his management skills and enthusiasm. He has also been an exceptional role model of life. He has done his utmost to help relieve concerns with his advice and precept. I would like to thank him a lot for his guidance and constructive comments in various step of this project. His enthusiasm and support have made this project a very rewarding, enriching and interesting one.

I also would like to thank my co-supervisor, Mr Mohd Rofei Bin Mat Hussin, Senior Engineer, from MIMOS Bhd. Throughout my association with him, he gave me strong motivation in doing my project. I consider him to be a moving library that has the answers to all my queries. Besides that, his encouragements also make me feel more comfortable and confidence while carrying out my research for this Final Year Project II. His useful ideas, advices are a memorable thing.

Last but not least, I express my deepest love and appreciation to my parents Mr. Amran Bin Mohd Ripin and also Mr. Tengku Marzukei for providing me their continuous inspiration and enthusiasm that keep motivating me to achieve my goal.

Thank you.

FARHATASYA BT AMRAN

Faculty Of Electrical Engineering (Electronic) Universiti Teknologi MARA, UiTM Shah Alam, Selangor Darul Ehsan

ABSTRACT

This paper reports the study about the relationship of Capacitance-Voltage (C-V) characteristics in MOS structure devices characterization. All these things are completely related with the experimental of double stack dielectric MOS capacitor in range of 35nm, 65nm and 95nm Silicon Oxide thickness neither calculated nor simulated capacitance. This project has been done by absolutely using TCAD Silvaco software. Athena and Atlas tools modules are most important simulators used that had been calibrated and manipulated in this experiment in order to fabricate the better MOS Capacitor with the fabricated industry standard sample from wafer Fabrication Lab. For this study, three operating modes under negative and positive bias such as the accumulation, depletion and inversion also have been put to prove the capacitance value obtained. Besides that, few parameters that have been considered and pay more attention which are the dielectric permittivity, thickness of dielectric, and MOS structure's area in this experiment to relate both of the calculated value and simulation output of the total capacitance from fabricated sample.

Keywords — Capacitance-Voltage Characteristics (C-V Curve); Metal–Oxide–Semiconductor (MOS) Capacitor; dielectric thickness, dielectric permittivity; area.

TABLE OF CONTENT

Page(s) **DEDICATION** i **DECLARATION** ii ACKNOWLEDGEMENT iii ABSTRACT iv **TABLE OF CONTENT** vi LIST OF FIGURES vii LIST OF TABLES xi LIST OF ABBREVIATIONS Х

CHAPTER 1 INTRODUCTION

1.1 BACKGROUND OF STUDY	Page(s) 1
1.2 PROBLEM STATEMENT	
1.2.1 Problem Identification	5
1.2.2 Significance of the Study	6
1.3 OBJECTIVE	7
1.4 SCOPE OF WORK	7
1.5 THESIS ORGANIZATION	9

CHAPTER 2 LITERATURE REVIEW

Page(s)2.1 Basic MOS Structure112.2 Ideal MOS Capacitor112.3 Energy Band Diagram and Capacitance-Voltage Characteristics132.3.1 Accumulation132.3.2 Depletion142.3.3 Inversion15

CHAPTER 1

INTRODUCTION

1.1 BACKGROUND OF STUDY

The acronym MOS stands for metal-oxide-semiconductor. An MOS capacitor (Figure 1) is made of a semiconductor body or substrate, an insulator film, such as SiO2, and a metal electrode called a gate. The oxide film can be as thin as 1.5 nm. One nanometer is equal to 10 Å, or the size of a few oxide molecules.

MOS gate oxides thickness in logic, dynamic memory and non-volatile memory has been scaled to enhance the performance. Within the next few years gate dielectric thickness will be scaled to below 20 Å. This is approaching the fundamental limit for proper circuit operation. Supply voltage has not scaled proportionately according to the classical scaling theory. Degradation and breakdown is caused due to electrical stress. Therefore lifetime and reliability of such ultrathin dielectric films may be a show stopper in the evolution of the current technology.



Figure 1.1: Thin Dielectrics for MOS Gate [13]