

CACHE COHERENCE PROTOCOLS IN MULTI-PROCESSOR

Thesis is presented in partial fulfillment for the award of the

Bachelor of Engineering (Hons.) Electronics

UNIVERSITI TEKNOLOGI MARA

MALAYSIA (UiTM)



FATIN NAJIHAH BT RAZLAN

FACULTY OF ELECTRIC ENGINEERING

MARA UNIVERSITY OF TECHNOLOGY

40450 SHAH ALAM, SELANGOR, MALAYSIA

ACKNOWLEDGEMENT

All praise to Allah S.W.T for making it possible for me to complete this project, for assisting me through the hardships and ease me along the way. Special thank you goes to my supervisor Dr. Azilah binti Saparon for being very helpful and kind enough to guide me throughout the process of completing my final year project, and for the useful advices and supports that she gave me. Also I would like to thank her for this remarkable journey and for enlighten me all the way. Thanks to all the lecturers, staffs of the Electric Faculty and all my friends that also contribute in this project and for their support and for every suggestions that they gave regarding my final year project. It is such an honor to become a student of Electrical Engineering Faculty in UiTM and thank you for the amazing adventures in the last 4 years. Last but not least, a big thank you goes to my parents, Razlan bin Md Lela and Siti Romdiah bt Bakron and my family members who are always being supportive and understanding me during the whole process.

ABSTARCT

The data coherence in the cache systems in multi-processors is expected to be more precise and reliable. There is no doubt that many approach has been taken in order to achieve that purpose. This thesis describes one of the approaches which is the cache coherence protocols in multiprocessor. A cache coherence protocol ensures the data consistency of the system. Typical modern microprocessors are currently built with multicore architecture that will involve data transfers between from one cache to another. By applying cache coherence protocols to each of the caches, the coherency problem can be solved. With this resolution, simulations of the applied cache coherence protocols can be each presented to walk-through the coherency processes in multi-processor. This simulation is developed based on Verilog Coding and implemented using Xilinx Software. Using the same software, test benches were constructed to verify the functionality for each of the protocols. The cache coherence protocols consist of read operations and writes operations of the cache which will be elaborated and discussed in this thesis. Based on the result, it can be seen the flow of the data transfers and the improvements of each of the protocols has brought on improving the cache system by designing a simple system that consist of a cache, a coherence protocol, and a memory. This thesis is hoped to be a help in understanding of the data transfers and coherency in cache systems and help to motivate in enhancing the current system for better performance of multi-processor. It is recommended that this design to be implemented in real life to validate the system for further development of this project.

TABLE OF CONTENTS

ACKNOWLEDGEMENT	i
ABSTRACT	ii
TABLE OF CONTENTS	iii-iv
LIST OF FIGURESv-vi
LIST OF TABLES	vii
CHAPTER 1: INTRODUCTION	
1.1 INTRODUCTION.....	1
1.2 PROBLEM STATEMENT.....	2
1.3 OBJECTIVES.....	2
1.4 OVERVIEW.....	2
CHAPTER 2: LITERATURE REVIEW	
1.1 INTRODUCTION.....	3
1.2 SHARED-MEMORY ARCHITECTURE.....	3-4
1.3 DIRECT-MAPPED CACHE.....	5
1.4 COHERENCY PROBLEM.....	6-7
1.5 CACHE COHERENCE PROTOCOLS.....	7-9
1.5.1 INVALIDATION-BASED SNOOPING PROTOCOLS.....	9-11
1.5.1.1 MSI.....	12-13
1.5.1.2 MESI.....	13-15
1.5.1.3 MOESI.....	15-17
1.6 RELATED WORKS.....	17-18

CHAPTER 1

INTRODUCTION

1.1 INTRODUCTION

As Moore's Law [2] predicts, hardware is becoming progressively smaller and execution times quicker. The current hardware world is dominated by the multi-cores or many-cores [3]. As the trend shifts from single-core to multi-core processors for tuning up the performance, system architectures have several alternatives on one of the most important system resources-the cache. In multiprocessor architectures, caching plays a very important role and it is actually the key to the performance of the processor. In all-cached architectures, any information is transferred into the primary cache first before being used. Unfortunately, the presence of writable shared information in caches introduces the problem of Cache Coherence. The cache coherence problem arises from the possibility that more than one cache of the system may maintain a copy of the same memory block. Cache coherence is the discipline that ensures that changes in the values of shared operands are propagated throughout the system in a timely fashion. Therefore, some basic protocols are adapted in order to eliminate the problem of cache coherency in the memory system such as Snooping Protocol and Directory Protocol. Accordingly, different multiprocessors based systems implement different cache coherence protocols that have given birth to different protocol verification logics. This thesis studies the cache coherence mechanism in multiprocessor environment by designing a simple cache and memory to serve as a platform to implement the cache coherent protocols which also focuses only in write invalidate type of Snooping Protocols such as MSI, MESI, and MOESI. With the simulations obtained, the changes between states of each of the coherence protocols can be witnessed and analyzed for educational purpose and to further the development of the invented protocols