IMPLEMENTATION OF MEMRISTOR USING 0.13µm TECHNOLOGY IN NAND & NOR FOR HYBRID CMOS INTEGRATED

Thesis is presented in partial fulfillment for the award of the

Bachelor of Engineering (Hons.) Electronics

UNIVERSITI TEKNOLOGI MARA (UITM)



NURFADZILAH FATHIN BINTI SHARIN, FACULTY OF ELECTRICAL ENGINEERING, UNIVERSITI TEKNOLOGI MARA, 40450 SHAH ALAM, SELANGOR DARUL EHSAN

ACKNOWLEDGEMENT

Bismillahirrahmannirrahim....

Alhamdulillah and all praises are to Allah S.W.T, Lord of Universe who has given me strength and ability to complete this project and report. All perfect prices belong to Allah S.W.T. May his belong upon the prophet Muhammad S.A.W and members of his family and companions.

First of all, I would like to special thanks to Mdm Siti Lailatul Binti Mohd Hassan who serving concurrently as my supervisor for her remarkable guidance, support and advice to carry out my final year project. Many thanks to my co-supervisor Miss Ili Shairah Binti Abd halim and others lecturers Dr. Wan Fazlida Hanim Binti Abdullah for providing me input, suggestion and knowledge throughout the study. Also, special thanks go to my beloved mother and my family for their encouragement and support during doing this project.

ABSTRACT

This thesis describes the use of nanoelectronic device known as memristor as an alternative device structure to CMOS in forming digital logic gates. The purpose of this research project is to develop a new model parameter based on actual measured data with all parameter described from the fabrication data. The I-V characteristic of the fabricated memristor is studied to form a Spice Macro model to represent the memristor and implemented into NAND and NOR gate. The NAND and NOR logical circuit will be designed and it will be simulated using LTspice software and producing designated layout using 0.13µm of Silterra technology in Mentor Graphic software and it will be compared with an existing spice model. The Hybrid CMOS NAND circuit designed, in comparison to conventional CMOS NAND using the Spice Macro model, is 68.90% times smaller and 47.90% times lower power consumption while the Hybrid CMOS NOR is 71.82% times smaller and 82.13% times lower power consumption than conventional CMOS NAR. This device will be beneficial to the technology as it is smaller with a high density and faster with low power consumption compared with the CMOS NAND and NOR.

TABLE OF CONTENTS

CHAPTER	LIS	T OF TITLE	PAGE
	DECLARATION DEDICATION		ii
			iii
	ACK	NOWLEDGEMENT	iv v vi-vii viii
	ABS	TRACT	
	TAB	LE OF CONTENTS	
	LIST	COF FIGURES	
	LIST	COF TABLES	ix
	ABBREVIATIONS		Х
1.0	INTE	RODUCTION	
	1.1	Background Of Study	1
	1.2	Problem Statement	2
	1.3	Objective of Project	2
	1.4	Scope of Study	2
	1.5	Significant of Work	3
	1.6	Organization of Thesis	3
2.0	LITE	ERATURE REVIEW	
	2.1	Introduction	4
	2.2	Previous Work	4-6
	2.3	Memristor	6-8
	2.4	Spice Macro Model	8
	2.5	Windows Function	9-10

CHAPTER 1

INTRODUCTION

1.1 BACKGROUND OF STUDY

Moore's Law has stated that the size of transistor will be shrinking and the chip will be doubling every two years. However, the Moore's Law has it limit, due to the transistor that would eventually reach the limits of miniaturization at atomic levels. Therefore, the electronic designs need to shift to another alternative device that is not just smaller in size but increasingly capable [1]. Thus, a new nanoelectronic device being proposes by the name of memristor. The performance of digital circuits can be improved by combining transistor with memristor in a hybrid chip [1].

A memristor is the devices in nanoscale where the memristance then will become the dominant effect on circuit components. In fact, on this scale, memristance becomes one million times more important than any other circuit.

When memristor are combined with transistor in a hybrid chip, memristor would be expected to improve the performance of digital circuits without shrinking transistor from their current day dimensions.