

**MULTIPLIER INTEGRATED CIRCUIT DESIGN FOR DIGITAL  
NEURON USING 0.13 $\mu$ m TECHNOLOGY**

This thesis is presented in partial fulfillment for the award of the  
**Bachelor of Engineering (Hons.) Electronic**  
**UNIVERSITI TEKNOLOGI MARA**



**AHMAD RIDHUWAN BIN SUDIN**  
**FACULTY OF ELECTRICAL ENGINEERING**  
**UNIVERSITI TEKNOLOGI MARA**  
**40450 SHAH ALAM, SELANGOR**  
**JULY 2012**

## **ACKNOWLEDGMENT**

Firstly my supervisor, Dr. Wan Fazlida Abdulah; your enthusiasm, immense breadth of knowledge and passion has certainly been infectious and has very much shaped the course of this project. I am forever grateful for being welcomed into your group. Your time, patience, and interest in my work have never gone unnoticed.

My sincere thanks also go to staff members in Faculty of Electrical Engineering (FKE) UiTM Shah Alam for their generous help and technical support offered during my work. Their patience when working with me during my is truly appreciated, as my work can be very repetitive and unexciting from others point of view. I would like to thank my entire classmate since they give fully support and assistance.

Last but not least to my parents for being incredibly supportive of me and encouragement along my education and life. Thank you to all.

## **ABSTRACT**

Neural Network is artificial intelligence system that consists of multiplication and addition process. The Neuron Network is made from lot of multiplier and adder. The objective is to design an adder and multiplier integrated circuit for neuron architecture. Comparison is done between multiplier architectures, array and booth to neuron performance. The adder that is use in the design is ripple carry adder. For array multiplier, two structure of multiplier that was built 10x5 bit multiplier and 8x8bit multiplier. For Booth multiplier the multiplier is build using verilog code in Quartus software. After that ring structure of neuron was selected to be investigated the effect of the multiplier. The performances are evaluated in terms of number of bit, power, fan-out, and timing analysis. For the data, it was found that Booth multipliers are giving the less time delay, less power, less fan-out and also less logic element. Result shows that ripple carry adder and booth multiplier have almost same power, 196.9mW. For other performances booth is give less value, which is fan-out 467, logic element 103 and timing 19.984ns. For over all study show that booth multiplier performance is better than array multiplier.

## TABLE OF CONTENT

DEDICATION.....	i
DECLARATION.....	ii
ACKNOWLEDGMENT.....	iii
ABSTRACT.....	iv
TABLE OF CONTENTS.....	v
LIST OF FIGURES	
LIST OF TABLES	

### CHAPTER 1

INTRODUCTION.....	1
1.1. Introduction.....	1
1.2. Project Background.....	1
1.3. Problem Statement.....	2
1.4. Objectives of Research.....	3
1.5. Scope of Work.....	4
1.6. Chapter Conclusion.....	4

### CHAPTER 2

LITERATURE REVIEW.....	5
2.1 Introduction.....	5
2.2 Multi-Layer Perceptron.....	6
2.3 Fundamentals of Neural Network Structures.....	7
2.4 Neural Networks and Standard Statistical Methodologies.....	9
2.5 Structure of a Neuron.....	11
2.6 Chapter Conclusion.....	12

# CHAPTER 1

## INTRODUCTION

### 1.1 Introduction

This project focuses on the multiplier integrated circuit design for digital neuron using  $0.13\mu\text{m}$  technology. The multiplier and neuron are designed using custom design approach. The multiplier design for this project is covering array and Booth architecture.

### 1.2 Project Background

Neural network has been used in many applications in science and engineering. The most common architecture consists of multiplier perceptrons trained the back error-propagation algorithm (MLP-BP). Neural network contains lot of neuron that be arranged in hierarchical. Multiplier is the base component to build a neuron. Although multiplier has many type base on the design. It make the multiplier different have different performance. In this project, investigate the effect of different multiplier to the performance of neuron in terms of area, time delay and power. There are two type of multiplier that is investigate, one is array multiplier and another one is booth multiplier. The multiplier will be use in ring neuron structure.

This project is to design a multiplier in integrated circuit for neuron using  $0.13\mu\text{m}$  technology. The two type multiplier will be investigating in term of power, time delay, fan-out, area and logic elements. The output data from the multiplier will