

DESIGNING A DIGITAL CLOCK USING VHDL

Project Report is presented in partial fulfillment for the award of the Bachelor of
Electrical Engineering (Hons)

UNIVERSITI TEKNOLOGI MARA



BADRULHISHAM BIN BAHARAIN
Faculty of Electrical Engineering
UNIVERSITI TEKNOLOGI MARA
40450 SHAH ALAM
SELANGOR DARUL EHSAN
MALAYSIA

ACKNOWLEDGEMENT

First and foremost, I would like to express my deepest gratitude to Allah s.w.t for giving me the strength and healthiness to complete this project. I would also like to express a great appreciation to my supervisor, Associate Professor Zulkifli Abd. Majid, who had dedicated his time in guiding and helping me towards the completion of this project.

Not forgetting Puan Putri Aidawati, Puan Rosnani and Encik Abdul Karimi, for their valuable comments, suggestions and criticism during the presentation. Lastly, I would like to express my sincere thanks to my family who has support me in completing this course and to all my friends who assisted me to finish this report.

ABSTRACT

This project paper presents the designing a digital clock using VHDL. The VHDL modelling used are behavioural, structural and register transfer language (RTL) modelling. By using this technique it shortens the design process and produced more efficient and effective circuit. The development of digital clock consists of oscillator, multiplexing block, second, minute, hour, cathode converter and decoder. The result is shown by timing diagram.

Keywords – VHDL, behavioral modelling, structural modelling.

TABLE OF CONTENTS

	Page
TITLE	i
DECLARATION	iii
ACKNOWLEDGEMENT	iv
ABSTRACT	v
TABLE OF CONTENTS	vi
LIST OF FIGURES	ix
LIST OF TABLES	xiii
LIST OF ABBREVIATIONS	xiv
 CHAPTER 1: INTRODUCTION	
1.1 General	1
1.2 Project Introduction	2
1.2.1 Circuit Diagram	3
1.2.2 Frequency Generator	5
1.2.3 Component Overview	6
1.3 System Operation	7
1.4 Objective	8
1.5 Project Organization	8
 CHAPTER 2: DESIGN METHODOLOGY	
2.1 Design Concept	9
2.2 Design Hierarchy	9
2.3 Top-Down Design	11
2.4 Hardware Description Languages	14
2.4.1 Types of VHDL Modelling Used	14
 CHAPTER 3: DIGITAL CLOCK DESIGN	
3.1 Introduction	17
3.2 Design Flow	17
3.2.1 Creating a Project	18

CHAPTER 1

INTRODUCTION

1.1 General

A clock is an important tool for human beings in their daily lives activities, which able to help them in keeping the track of time. The most commonly used clock types are analogue clock and digital clock. Nowadays, in the new age of era the digital clock is widely used all over the world. It is easier to fabricate and maintain. Therefore, this project can fulfil the needs of keeping time informed.

This project is designing a digital clock using VHDL. VHDL is stand for (Very High Speed Integrated Circuit) Hardware Description language. It has been extensively used in industry since it was launched by the Gateway in 1983 [1],[2]. Today it becomes one of the very useful and powerful tools in nowadays technology in designing. It is much welcomed and become popular as it able to provide a set of construct that can be applied at multiple levels of abstraction and multiple views of the system. In addition, by using this tool the component used in the digital circuit designed can be reduce therefore the complexity of the circuit can be reduced too.

VHDL code can be modeled either by using the design wizard or typing the model in an empty document by using the text editor. Although this language looks similar as conventional programming languages, there are some important differences. A hardware description language is inherently parallel, i.e. commands, which correspond to logic gates are executed in parallel as soon as a new input arrived [5].