

**A STUDY ON THE VLSI PARTITIONS :**  
**THE IMPLEMENTATION OF MINCUT ALGORITHM**

Thesis presented in partial fulfillment for the award of the  
Bachelor of Electrical Engineering (Hons.) of  
MARA Institute of Technology



**Azharul Hisham Bin Abdul Aziz**  
**School of Electrical Engineering**  
**MARA Institute of Technology**  
**40450 Shah Alam**  
**Selangor Darul Ehsan**

# TABLE OF CONTENTS

| <b>CONTENTS</b>      | <b>PAGE NO</b> |
|----------------------|----------------|
| i) Table of Contents | i              |
| ii) List of Figures  | v              |
| iii) List of Tables  | vi             |
| iv) Abstract         | vii            |
| v) Acknowledgements  | viii           |

## **CHAPTER 1**

|       |                              |    |
|-------|------------------------------|----|
| 1.0   | Introduction                 | 1  |
| 1.1   | Layout Environments          | 4  |
| 1.1.1 | Layout of Standard Cells     | 5  |
| 1.1.2 | Gate Arrays and Sea-of Gates | 6  |
| 1.2   | Layout Methodologies         | 9  |
| 1.3   | The Algorithms               | 13 |
| 1.4   | An Alternate Approach        | 15 |
| 1.5   | The Goals of the Project     | 15 |
| 1.6   | An Outline of the Report     | 16 |

## **CHAPTER 2**

|     |                       |    |
|-----|-----------------------|----|
| 2.0 | Design Considerations | 17 |
| 2.1 | System Requirements   | 17 |

# **A STUDY ON THE VLSI PARTITIONS: THE IMPLEMENTATION OF MINCUT ALGORITHM**

## **Abstract**

The term 'Very Large Scale Integration' (VLSI) reflects the capabilities to integrated thousands of transistors in a single silicon chip. As we all know in this computerised era, VLSI becoming very important. Speed, complexity and sizing are the 3 main targets when designing a single chip using VLSI physical design today. There are several techniques to achieve these targets such as partitioning, placement and floorplanning. Here in my project I only discussed about partitioning because this technique itself has a very wide scope. Here I implement Kernighan-Lin Algorithm and make some improvements to it using size and cut sets weighting. The program is being develop using this algorithm. The evaluation and comparison also been carried out between this method and Fiduccia-Mattheyses method.

## **Acknowledgements**

In the name of Allah, the Beneficent, the Merciful. It is with the deepest sense of gratitude to Allah who has given us the strength and ability to complete this project and the thesis as it is today.

I would like to express my deepest gratitude to our project advisor, Encik Zulkifli Bin Abd. Majid for his continuous guidance in giving the ideas and assistance in completion of this project. Without his support, ideas and helps, I will never be completed on this project.

Special thank to Encik Kamal Zamli for his assistance and willingness in sharing knowledge and ideas in C programming language. I also express my appreciation to all ITM staffs that involved in the completion of this project. Finally, I would like to express my special gratitude to my family for their inspiration and invaluable support, along the duration of my studies and until this thesis is completed.

## CHAPTER 1

### 1.0 Introduction

The size of present-day computing systems demands the elimination of repetitive manual operations and computations in their design. This motivates the development of automatic design systems. To accomplish this task, a fundamental understanding of the design problem and full knowledge of the design process are essential. Only then could one hope to efficiency and automatically fill the gap between system specification and manufacturing. *Automation of a given (design) process requires an algorithmic analysis of it.* The availability of fast and easily implementable algorithms is essential to the discipline.

In order to take full advantage of the resources in the very-large-scale intergration (VLSI) environment, new procedure must be developed. The efficiency of these techniques must be evaluated against the inherent limitations of VLSI. Previous contributions are a valuable starting point for future improvements in design performance and evaluation.

Physical design (or layout phase) is the process of determining the physical location of active devices and interconnecting them inside the boundary of a VLSI chip (i.e., an integrated circuit). The measure of the quality of a given solution to the circuit layout problem is the efficiency with which the circuit (corresponding to a given problem) can